Details, datasheet, quote on part number: SST39WF800A
PartSST39WF800A
CategoryMemory => Flash => 8 Mb
Description39 Series - 8 Mbit (x16) Multi-Purpose Flash

The SST39WF800A device is a 512K x16 CMOS Multi-Purpose Flash (MPF) manufactured with SST’s proprietary, high performance CMOS SuperFlash technology. The split-gate cell design and thick-oxide tunneling injector attain better reliability and manufacturability compared with alternate approaches. The SST39WF800A writes (Program or Erase) with a 1.65-1.95V power supply. This device conforms to JEDEC standard pin assignments for x16 memories.

Featuring high-performance Word-Program, the SST39WF800A device provides a typical Word-Program time of 28 µsec. The device uses Toggle Bit or Data# Polling to detect the completion of the Program or Erase operation. To protect against inadvertent writes, it has on-chip hardware and software data protection schemes. Designed, manufactured, and tested for a wide spectrum of applications, this device is offered with a guaranteed typical endurance of 100,000 cycles. Data retention is rated at greater than 100 years.
CompanySilicon Storage Technology, Inc.
DatasheetDownload SST39WF800A datasheet
Quote
Find where to buy
 
PackagesTFBGA
  

 

Features, Applications

Organized 512K x16 Single Voltage Read and Write Operations ­ 1.65-1.95V Superior Reliability ­ Endurance: 100,000 Cycles (typical) ­ Greater than 100 years Data Retention Low Power Consumption (typical values at 5 MHz) ­ Active Current: 5 mA (typical) ­ Standby Current: 1 µA (typical) Sector-Erase Capability ­ Uniform 2 KWord sectors Block-Erase Capability ­ Uniform 32 KWord blocks Fast Read Access Time ­ 90 ns Latched Address and Data Fast Erase and Word-Program ­ Sector-Erase Time: 36 ms (typical) ­ Block-Erase Time: 36 ms (typical) ­ Chip-Erase Time: 140 ms (typical) ­ Word-Program Time: 28 µs (typical) Automatic Write Timing ­ Internal VPP Generation End-of-Write Detection ­ Toggle Bit ­ Data# Polling CMOS I/O Compatibility JEDEC Standard ­ Flash EEPROM Pinouts and command sets Packages Available ­ 48-ball TFBGA x 8mm)

The SST39WF800A device 512K x16 CMOS MultiPurpose Flash (MPF) manufactured with SST's proprietary, high performance CMOS SuperFlash technology. The split-gate cell design and thick-oxide tunneling injector attain better reliability and manufacturability compared with alternate approaches. The SST39WF800A writes (Program or Erase) with a 1.65-1.95V power supply. This device conforms to JEDEC standard pin assignments for x16 memories. Featuring high-performance Word-Program, the SST39WF800A device provides a typical Word-Program time of 28 µsec. The device uses Toggle Bit or Data# Polling to detect the completion of the Program or Erase operation. To protect against inadvertent writes, it has on-chip hardware and software data protection schemes. Designed, manufactured, and tested for a wide spectrum of applications, this device is offered with a guaranteed typical endurance of 100,000 cycles. Data retention is rated at greater than 100 years. The SST39WF800A device is suited for applications that require convenient and economical updating of program, configuration, or data memory. For all system applications, it significantly improves performance and reliability, while lowering power consumption. It inherently uses less energy

during Erase and Program than alternative flash technologies. When programming a flash device, the total energy consumed is a function of the applied voltage, current, and time of application. Since for any given voltage range, the SuperFlash technology uses less current to program and has a shorter erase time, the total energy consumed during any Erase or Program operation is less than alternative flash technologies. These devices also improve flexibility while lowering the cost for program, data, and configuration storage applications. The SuperFlash technology provides fixed Erase and Program times, independent of the number of Erase/Program cycles that have occurred. Therefore the system software or hardware does not have to be modified or de-rated as is necessary with alternative flash technologies, whose Erase and Program times increase with accumulated Erase/Program cycles. To meet surface mount requirements, the SST39WF800A is offered a 48-ball TFBGA package. See Figure 1 for pin assignments.

The SST logo and SuperFlash are registered trademarks of Silicon Storage Technology, Inc. MPF is a trademark of Silicon Storage Technology, Inc. These specifications are subject to change without notice.

Commands are used to initiate the memory operation functions of the device. Commands are written to the device using standard microprocessor write sequences. A command is written by asserting WE# low while keeping CE# low. The address bus is latched on the falling edge of WE# or CE#, whichever occurs last. The data bus is latched on the rising edge of WE# or CE#, whichever occurs first.

The Sector- (or Block-) Erase operation allows the system to erase the device on a sector-by-sector (or block-byblock) basis. The SST39WF800A offers both Sector-Erase and Block-Erase mode. The sector architecture is based on uniform sector size of 2 KWord. The Block-Erase mode is based on uniform block size of 32 KWord. The SectorErase operation is initiated by executing a six-byte command sequence with Sector-Erase command (30H) and sector address (SA) in the last bus cycle. The Block-Erase operation is initiated by executing a six-byte command sequence with Block-Erase command (50H) and block address (BA) in the last bus cycle. The sector or block address is latched on the falling edge of the sixth WE# pulse, while the command 50H) is latched on the rising edge of the sixth WE# pulse. The internal Erase operation begins after the sixth WE# pulse. The End-ofErase operation can be determined using either Data# Polling or Toggle Bit methods. See Figures 8 and 9 for timing waveforms. Any commands issued during the Sectoror Block-Erase operation are ignored.

The Read operation of the SST39WF800A is controlled by CE# and OE#, both have to be low for the system to obtain data from the outputs. CE# is used for device selection. When CE# is high, the chip is deselected and only standby power is consumed. OE# is the output control and is used to gate data from the output pins. The data bus is in high impedance state when either CE# or OE# is high. Refer to the Read cycle timing diagram for further details (Figure 2).

The SST39WF800A is programmed on a word-by-word basis. Before programming, the sector where the word exists must be fully erased. The Program operation is accomplished in three steps. The first step is the three-byte load sequence for Software Data Protection. The second step is to load word address and word data. During the Word-Program operation, the addresses are latched on the falling edge of either CE# or WE#, whichever occurs last. The data is latched on the rising edge of either CE# or WE#, whichever occurs first. The third step is the internal Program operation which is initiated after the rising edge of the fourth WE# or CE#, whichever occurs first. The Program operation, once initiated, will be completed within 40 µs. See Figures 3 and 4 for WE# and CE# controlled Program operation timing diagrams and Figure 15 for flowcharts. During the Program operation, the only valid reads are Data# Polling and Toggle Bit. During the internal Program operation, the host is free to perform additional tasks. Any commands issued during the internal Program operation are ignored.

The SST39WF800A provides a Chip-Erase operation, which allows the user to erase the entire memory array to the "1" state. This is useful when the entire device must be quickly erased. The Chip-Erase operation is initiated by executing a sixbyte command sequence with Chip-Erase command (10H) at address 5555H in the last byte sequence. The Erase operation begins with the rising edge of the sixth WE# or CE#, whichever occurs first. During the Erase operation, the only valid read is Toggle Bit or Data# Polling. See Table 4 for the command sequence, Figure 7 for timing diagram, and Figure 18 for the flowchart. Any commands issued during the Chip-Erase operation are ignored.

The SST39WF800A provides two software means to detect the completion of a write (Program or Erase) cycle, in order to optimize the system write cycle time. The software detection includes two status bits: Data# Polling (DQ7) and Toggle Bit (DQ6). The End-of-Write detection mode is enabled after the rising edge of WE#, which initiates the internal Program or Erase operation. The actual completion of the nonvolatile Write is asynchronous with the system; therefore, either a Data# Polling or Toggle Bit read may be simultaneous with the completion of the Write cycle. If this occurs, the system may possibly get an erroneous result, i.e., valid data may appear to conflict with either DQ6. In order to prevent spurious rejection, if an erroneous result occurs, the software routine should include a loop to read the accessed location an additional two (2) times. If both Reads are valid, then the device has completed the Write cycle, otherwise the rejection is valid.

The SST39WF800A provides both hardware and software features to protect nonvolatile data from inadvertent writes.

Noise/Glitch Protection: A WE# or CE# pulse of less than 5 ns will not initiate a write cycle. VDD Power Up/Down Detection: The Write operation is inhibited when VDD is less than 1.0V. Write Inhibit Mode: Forcing OE# low, CE# high, or WE# high will inhibit the Write operation. This prevents inadvertent writes during power-up or power-down.

The SST39WF800A provides the JEDEC approved Software Data Protection scheme for all data alteration operations, i.e., Program and Erase. Any Program operation requires the inclusion of the three-byte sequence. The three-byte load sequence is used to initiate the Program operation, providing optimal protection from inadvertent Write operations, e.g., during the system power-up or power-down. Any Erase operation requires the inclusion of six-byte sequence. This group of devices are shipped with the Software Data Protection permanently enabled. See Table 4 for the specific software command codes. During SDP command sequence, invalid commands will abort the device to Read mode within TRC. The contents of DQ15DQ8 can be VIL or VIH, but no other value, during any SDP command sequence.

When the is in the internal Program operation, any attempt to read DQ7 will produce the complement of the true data. Once the Program operation is completed, DQ7 will produce true data. Note that even though DQ7 may have valid data immediately following the completion of an internal Write operation, the remaining data outputs may still be invalid: valid data on the entire data bus will appear in subsequent successive Read cycles after an interval of 1 µs. During internal Erase operation, any attempt to read DQ7 will produce a `0'. Once the internal Erase operation is completed, DQ7 will produce a `1'. The Data# Polling is valid after the rising edge of fourth WE# (or CE#) pulse for Program operation. For Sector-, Block- or Chip-Erase, the Data# Polling is valid after the rising edge of sixth WE# (or CE#) pulse. See Figure 5 for Data# Polling timing diagram and Figure 16 for a flowchart.

The SST39WF800A also contains the CFI information to describe the characteristics of the device. In order to enter the CFI Query mode, the system must write three-byte sequence, same as Software ID Entry command with 98H (CFI Query command) to address 5555H in the last byte sequence. See Figure 11 for the timing diagram. Once the device enters the CFI Query mode, the system can read CFI data at the addresses given in Tables 5 through 7. The system must write the CFI Exit command to return to Read mode from the CFI Query mode.

During the internal Program or Erase operation, any consecutive attempts to read DQ6 will produce alternating 1s and 0s, i.e., toggling between 1 and 0. When the internal Program or Erase operation is completed, the DQ6 bit will stop toggling. The device is then ready for the next operation. The Toggle Bit is valid after the rising edge of fourth WE# (or CE#) pulse for Program operation. For Sector-, Block- or Chip-Erase, the Toggle Bit is valid after the rising edge of sixth WE# (or CE#) pulse. See Figure 6 for Toggle Bit timing diagram and Figure 16 for a flowchart.


 

Related products with the same datasheet
SST39WF800A-90-4C-B3K
SST39WF800A-90-4C-B3KE
SST39WF800A-90-4I-B3K
SST39WF800A-90-4I-B3KE
Some Part number from the same manufacture Silicon Storage Technology, Inc.
SST39WF800A-90-4C-B3K 39 Series - 8 Mbit (x16) Multi-Purpose Flash The SST39WF800A device is a 512K x16 CMOS Multi-Purpose Flash (MPF) manufactured with SST’s proprietary, high performance CMOS SuperFlash technology. The split-gate
RC11XT410 Rapidchip Xtreme™ Family of Platform ASICspre-built slices deliver a low-risk path for building multi-gigabit serial interface designs, including PCI Express
RC11XT440
RC11XT555
ZSP540 High Performance, Low-power, Synthesizable DSP CoreThe ZSP540 processor core is a high-performance/power-efficient Quad-MAC/Six-ALU implementation of the ZSP G2 architecture. The ZSP540 utilizes a 16-bit
SST89E52RD 89 Series - FlashFlex51 MCUThe SST89E5xRD2/RD and SST89V5xRD2/RD are members of the FlashFlex51 family of 8-bit microcontroller products designed and manufactured with SST's patented and proprietary

SST29EE512-250-4C-UN : 512 Kbit (64K X 8) Page-mode EePROM

SST29LE512-90-4I-WH : 512 Kbit (64K X 8) Page-mode EePROM

SST29VE020-120-4C-NN : 2 Mbit (256K X 8) Page-mode EePROM

SST39LF100-70-4I-B3I : 1 Mbit ( 64k X16 ) Multi-purpose Flash

SST89V564-40-I-TQJ : Flashflex51 MCU

SST89E52RD2-40-C-PIE : 89 Series - FlashFlex51 MCU The SST89E5xRD2/RD and SST89V5xRD2/RD are members of the FlashFlex51 family of 8-bit microcontroller products designed and manufactured with SST's patented and proprietary SuperFlash CMOS semiconductor process technology. The split-gate cell design and thick-oxide tunnel

SST39VF080-70-4I-EIE : 8 Megabit (512k x 16-bit) Multi-purpose Flash

SSY39V200904IB33 : 2 MBIT / 4 MBIT / 8 MBIT ( X 16 ) Multi - Purpose Flash

SST29LE010-200-4C-EH : 1 Megabit (128k x 8) Page Mode Eeprom

Same catergory

29C021 : . HIGH SPEED CMOS 2 Megabit PROGRAMMABLE and ERASABLE ROM X 8 BIT FLASH PEROM : 150 ns Access Time 5 Volt Only Reprogramming Sector Program Operation Single Cycle Reprogram (Erase & Program) 2048 Sectors (128 bytes/sector) Internal Address and Data Latches for 128 Bytes Automatic Sector Programming Operation Internal Control Timer Fast Program Times Page.

AT49F8011 : 8M Bit, 5.0-Volt Read And 5-Volt Byte-write Sectored Flash, Bottom Boot. Not Recommended For Designs..

BS616LV8011 : Very Low Power/voltage CMOS SRAM 512k X 16 Bit. Very low operation voltage ~ 3.6V Very low power consumption : Vcc = 3.0V C-grade: 40mA (Max.) operating current I-grade : 50mA (Max.) operating current 1uA (Typ.) CMOS standby current High speed access time -70 70ns (Max.) -10 100ns (Max.) at Vcc=3.0V Automatic power down when chip is deselected Three state outputs and TTL compatible Fully static operation.

HY57V281620BLT : 4 Banks X 2M X 16bits Synchronous DRAM. The Hynix a 134,217,728bit CMOS Synchronous DRAM, ideally suited for the main memory applications which require large memory density and high bandwidth. HY57V281620B(L)T is organized HY57V281620B(L)T is offering fully synchronous operation referenced to a positive edge of the clock. All inputs and outputs are synchronized with the rising edge of the clock.

HY5V58BLF : 4 Banks X 8M X 8Bit Synchronous DRAM. The Hynix a 268,435,456bit CMOS Synchronous DRAM, ideally suited for the main memory applications which require large memory density and high bandwidth. HY5V58B(L)F is organized HY5V58B(L)F is offering fully synchronous operation referenced to a positive edge of the clock. All inputs and outputs are synchronized with the rising edge of the clock input.

IDT72V85 : 3.3v CMOS Dual Asynchronous Fifo. 3.3 Volt CMOS DUAL ASYNCHRONOUS FIFO DUAL x 9, DUAL x 9 DUAL x 9, DUAL X 9 DUAL X 9 The IDT72V81/72V82/72V83/72V84/72V85 are dual-FIFO memories that load and empty data on a first-in/first-out basis. These devices are functional and compatible to two IDT72V01/72V02/72V03/72V04/72V05 FIFOs in a single package with all associated control, data, and flag.

KM616FS4110ZI : = KM616FS4110 256Kx16 Bit Super Low Power And Low Voltage Full CMOS Static RAM ;; Organization = 256Kx16 ;; Vcc(V) = 2.4~2.6 ;; Speed-tAA(ns) = 70,100 ;; Operating Temperature = i ;; Operating Current(mA) = 35 ;; Standby Current(uA) = 10 ;; Package = 48uBGA ;; Production Status = Eol ;; Comments = -.

KM64V1003C : Fast SRAM. = KM64V1003C 256Kx4 Bit (with OE) High Speed CMOS Static RAM(3.3V Operating) ;; Organization = 256Kx4 ;; Vcc(V) = 3.3 ;; Speed-tAA(ns) = 10,12,15 ;; Operating Temperature = C,i ;; Operating Current(mA) = 75,70,68 ;; Standby Current(mA) = 5 ;; Package = 32SOJ ;; Production Status = Eol ;; Comments = Converted Into K6R1004V1D.

KM68V4000CLG : = KM68V4000CLG 512K X 8 Bit Low Power And Low Voltage CMOS Static RAM ;; Organization = 512Kx8 ;; Vcc(V) = 3.0~3.6 ;; Speed-tAA(ns) = 70,85 ;; Operating Temperature = C,i ;; Operating Current(mA) = 30 ;; Standby Current(uA) = 20 ;; Package = 32SOP,32TSOP2 ;; Production Status = Mass Production BY July ;; Comments = K6X4008T1F Recommended.

LH28F800SG-L : 8 M-bit ( 512 KB X 16 ) Smartvoltage Flash Memories. The LH28F800SG-L/SGH-L flash memories with SmartVoltage technology are high-density, low-cost, nonvolatile, read/write storage solution for a wide range of applications. The LH28F800SG-L/SGH-L can operate at VCC 2.7 V and VPP 2.7 V. Their low voltage operation capability realizes longer battery life and suits for cellular phone application. Their symmetrically-blocked.

LRS1387 : FLASH/SRAM Combinations (Stacked Chip. 64M ( X16) Dual Work Boot Block Flash & 8M ( X16) SRAM.

M295V040B-45K1R : 4 Mbit 512kb X8, Uniform Block Single Supply Flash Memory. 4 Mbit (512Kb x8, Uniform Block) Single Supply Flash Memory SINGLE ± 10% SUPPLY VOLTAGE for PROGRAM, ERASE and READ OPERATIONS ACCESS TIME: 45ns PROGRAMMING TIME ­ 8µs per Byte typical 8 UNIFORM 64 Kbytes MEMORY BLOCKS PROGRAM/ERASE CONTROLLER ­ Embedded Byte Program algorithm ­ Embedded Multi-Block/Chip Erase algorithm ­ Status Register Polling and Toggle.

V436632Y04VATG-75 : 3.3 Volt 32M X 64 High Performance PC133 Unbuffered Sodimm, 144 Pin Sodimm.

WS128K32NV : MCPSRAM. Organization = 128Kx32 ;; Speed (ns) = 15-35 ;; Volt = 3.3 ;; Package = 66 Hip ;; Temp = C,i,m ;;.

K6F8016U6D : 512K x 16 bit Super Low Power and Low Voltage Full CMOS Static RAM The K6F8016U6D families are fabricated by SAMSUNG's advanced full CMOS process technology. The families support industrial operating temperature ranges and have chip scale package for user flexibility of system design. The families also support low data retention voltage for battery.

HYB18T512400AF-3.7 : 512-Mbit DDR2 SDRAM The 512-Mbit DDR2 DRAM is a high-speed Double- Data-Rate-2 CMOS Synchronous DRAM device containing 536,870,912 bits and internally configured as a quad-bank DRAM..

ACT-SF41632N-26F2X : SPECIALTY MEMORY CIRCUIT, CQFP68. s: Density: 16777 kbits ; Number of Words: 512 k ; Bits per Word: 32 bits ; Package Type: QFP, HERMETIC SEALED, CERAMIC, QFP-68 ; Pins: 68 ; Logic Family: CMOS ; Supply Voltage: 5V ; Operating Temperature: -55 to 125 C (-67 to 257 F).

IDT7008L15G : 64K X 8 DUAL-PORT SRAM, 15 ns, CPGA84. s: Memory Category: SRAM Chip ; Density: 524 kbits ; Number of Words: 64 k ; Bits per Word: 8 bits ; Package Type: 1.12 X 1.12 INCH, 0.16 INCH HEIGHT, PGA-84 ; Pins: 84 ; Logic Family: CMOS ; Supply Voltage: 5V ; Access Time: 15 ns ; Operating Temperature: 0 to 70 C (32 to 158 F).

7024L45J : 4K X 16 MULTI-PORT SRAM, 45 ns, PQCC84. s: Memory Category: SRAM Chip ; Density: 66 kbits ; Number of Words: 4 k ; Bits per Word: 16 bits ; Package Type: PLASTIC, LCC-84 ; Pins: 84 ; Logic Family: CMOS ; Supply Voltage: 5V ; Access Time: 45 ns ; Operating Temperature: 0 to 70 C (32 to 158 F).

 
0-C     D-L     M-R     S-Z