|
|
Part: 75003407
Category:
Description:
Company:
Datasheet: Download 75003407 datasheet File size : 110 kB
Request For quote: Find where to buy 75003407
Datasheet text preview:
Programmable Media Processor
TriMedia TM-1000
The TriMediaTM TM-1000 is a general-purpose microprocessor for real-time processing of audio, video, graphics, and communications datastreams. In a single chip, TM-1000 combines an ultra-high performance, low cost CPU with a full complement of I/O and coprocessing peripheral units. In consumer electronics appliances and personal computing products, the TM-1000 media processor performs multimedia functions with the advantages of special-purpose, embedded DSP solutions -- low cost and single-chip packaging -- and the programmability of general-purpose CPUs. It improves time-to-market through highlevel C/C++ language programmability and delivers throughput of up to four billion operations per second. MULTIMEDIA APPLICATIONS TM-1000 is an ideal building block for any multimedia application that requires processing of video, audio, graphics, and communications datastreams. It is well suited for applications ranging from single-purpose systems such as videophones, to reprogrammable, multipurpose devices such as set-top boxes or web browsers.
FEATURES
+ Processes audio, video, graphics, and communications datastreams on a single chip + Powerful, fine-grain parallel, 100 MHz VLIW CPU with separate instruction and data caches + Independent, DMA-driven multimedia I/O units to format data and multimedia coprocessors to offload the TriMedia CPU of specific multimedia algorithms + High-performance bus and memory system to manage communication between TriMedia processing units + Instruction set includes RISC, multimedia, SIMD-type DSP, and IEEE-compliant floating point operations + Robust software development tools and libraries that enable multimedia application development entirely in C/C++ programming languages + Configurable for standalone and plug-in card applications in consumer electronics and PC products
TM-1000 easily implements popular multimedia standards such as MPEG-1 and MPEG-2, but its orientation around a powerful, programmable general-purpose CPU makes it capable of a variety of multimedia algorithms, whether open or proprietary. HARNESSING THE POWER OF VLIW TM-1000 delivers top performance through its elegant implementation of a fine-grain parallel architecture known as very-long instruction word, or VLIW. Unique to the TriMedia processor's VLIW implementation, parallelism is optimized at compile time by the TriMedia compilation system. No specialized scheduling hardware is required to parallelize code during execution. Hardware saved by eliminating complex scheduling logic reduces cost and allows the integration of multimedia-specific features. With the capacity to pack multiple operations into one VLIW instruction and 27 functional units in which to process them, TM-1000 can execute up to five operations in parallel with each clock cycle. Such parallel processing is an ideal complement to the inherently parallel nature of multimedia applications. Another key contributor to TM-1000's top performance is its use of conditional execution. During program creation, an instruction scheduler adds conditional code to each operation to enable guarded execution -- a technique that increases fine-grain parallelism and significantly decreases code branching and execution time.
TM-1000 a single-chip multimedia workhorse
First in the family of TriMedia processors, the TM-1000 is more than just an integrated microprocessor with unusual peripherals. It is a fluid single-chip computer system controlled by a small real-time operating system kernel running on a VLIW CPU.
PROGRAMMABLE VLIW CPU At the heart of the TM-1000 is a powerful DSP-like, 32-bit CPU core. Its VLIW architecture utilizes a five-issue-slot engine. Parallelism is achieved by simultaneously targeting up to five of the 27 pipelined functional units in the TM-1000 processor within one clock cycle. The most common operations have their results available in one clock cycle; more complex operations have multi-cycle latencies. Functional units include integer and floating-point arithmetic units and data-parallel DSP-like units. They can access 128 fully generalpurpose, 32-bit registers during execution. The registers are not separated into banks; any operation can use any register for any operand. TM-1000's instruction set includes common RISC operations, special DSP operations that perform powerful SIMD functions, custom multimedia functions, and a full complement of 32-bit, IEEE-compliant, floating point operations. Both big and little endian byte ordering are supported. The TriMedia CPU provides special support for instruction and data breakpoints, useful in debugging and program development.
T R I M E D I A INSTRUCTION EXECUTION T M - 1 0 0 0 's unique VLIW CPU utilizes separate instruction and data cac h e s , fi v e issue slots, 2 7 pipelined functional units , a n d 128 general-purpose, 3 2 - b i t registers to process up to five operations in one clock cycle.
FUNCTIONAL UNITS I S S U E SLOT 1 I S S U E SLOT 2 I S S U E SLOT 3 I S S U E SLOT 4 I S S U E SLOT 5 SDRAM
IINSTRUCTIION CACHE NSTRUCT ON CACHE
DEDICATED INSTRUCTION AND DATA CACHE TM-1000's CPU is supported by separate, dedicated on-chip data and instruction caches. To improve cache behavior and performance, both caches have a locking mechanism. Cache coherency is maintained by software. Data cache is dual-ported to allow two simultaneous accesses. It is non-blocking, thus handling cache misses and CPU cache accesses can proceed simultaneously. Early restart techniques reduce read-miss latency. Background copyback reduces CPU stalls. Partial word (8-bit and 16-bit) memory operations are supported. To reduce internal bus bandwidth requirements, instructions in main memory and cache use a compressed format. Instructions are decompressed in the instruction cache decompression unit before being processed by the CPU. No external second-level cache is required to deliver media performance an order of magnitude more than x86 processors. GLUELESS MEMORY SYSTEM INTERFACE The TM-1000 memory system balances cost and performance by coupling substantial on-chip caches with a glueless interface to synchronous DRAM (SDRAM). Higher bandwidth SDRAM permits the TM-1000 to use a narrower and simpler interface than would be required to achieve similar performance with standard DRAM. TM-1000's memory interface provides sufficient drive capacity for an up to 100-MHz, 8-MB memory system (four 2Mx8 SDRAMS). Larger memories can be implemented by using lower memory system clock frequencies or external buffers. Programmable speed ratios allow SDRAM to have a different clock speed than the TM-1000 CPU. Support for a variety of memory types, speeds, bus widths, and offchip bank sizes allow a range of TM-1000-based systems to be configured. HIGH-SPEED INTERNAL BUS (DATA HIGHWAY) TM-1000's internal bus, or data highway, connects all internal function units together and provides access to control registers in each function unit, to external SDRAM, and to the external PCI bus. It consists of separate 32-bit data and address buses; bus transactions use
I 2 C INTERFACE A U D I O OUT TIMERS V I D E O IN V L D COPROCESSOR M A I N MEMORY INTERFACE SDRAM
Unique to the TriMedia processor's VLIW implementation, parallelism is optimized at compile time by the TriMedia compilation system.
A U D I O IN
V I D E O OUT
a block transfer protocol. On-chip peripheral units and coprocessors can be masters or slaves on the bus. Programmable bandwidth allocation enables the data highway to maintain real-time responsiveness in a variety of applications.
INSTR. CACHE V L I W CPU DATA CACHE
SYNCHRONOUS S E R I A L INTERFACE
IMAGE COPROCESSOR
P C I INTERFACE
TO PCI BUS
TM-1000 ARCHITECTURE O n a single chip, t h e TM-1000 incorporates a powerful VLIW CPU and peripherals to accelerate processing of audio, v i d e o , g r a p h i c s , a n d communications data.
Multimedia I/O and coprocessing units
To streamline data throughput, TM-1000 incorporates independent DMA-driven multimedia I/O and coprocessing units.These on-chip units manage input, output, and formatting of video, audio, graphics, and communications datastreams and perform operations specific to key multimedia algorithms.
VIDEO INPUT The video input (VI) unit reads digital video from an off-chip source, demultiplexes the YUV data, subsamples as needed, and writes it to SDRAM. Input is accepted from any CCIR656-compliant device that outputs 8-bit parallel, 4:2:2 YUV time-multiplexed video data at up to 19 Mpix/sec. Such devices include digital video camera systems (which can connect gluelessly to TM-1000) or devices connected through ECL-level converters to the standard D1 parallel interface. When needed, the VI unit can be programmed to perform on-the-fly 2X horizontal resolution subsampling. This enables high-resolution images (640- or 720-pixels/line) to be captured and converted to 320or 360-pixels/line without burdening the CPU. When lower resolution video is eventually desirable, performing subsampling during data capture can drastically reduce initial storage and bus bandwidth requirements. Useful in multiprocessor designs, the VI unit can also be used to receive raw data and unidirectional messages from another TM-1000's video out port at up to 38 MB/sec.
VIDEO OUTPUT Essentially, the TM-1000 video out (VO) unit performs the inverse function of the VI unit. The VO generates an 8-bit, multiplexed YUV datastream by gathering bits from the separate Y, U, and V data structures in SDRAM. It performs any programmed processing tasks then outputs digital video data to off-chip video subsystems such as a digital video encoder chip, digital video recorder, or other CCIR656-compatible device. The VO unit outputs continuous digital video in arbitrary formats including PAL or NTSC at up to 40 Mpix/sec. While generating the multiplexed stream, the VO unit can provide optional horizontal 2X upscaling. For simultaneous display of pixel graphics and live video, it can also generate sophisticated graphics overlays with alpha blending of arbitrary size and position within the output image. The VO unit can either supply or receive video clock and/or synchronizing signals from the external interface. Clock and timing registers can be precisely controlled through programmable registers. Programmable interrupts and dual buffers facilitate continuous data streaming by allowing the CPU to set up a buffer while another is being emptied by the VO unit. Like the VI unit, the VO unit can also be used to pass raw data and unidirectional messages from one TM-1000 to another.
AUDIO INPUT AND AUDIO OUTPUT The TM-1000 incorporates audio input (AI) and audio output (AO) units which use autonomous DMA to service datastreams required by common serial audio DAC and ADC chips. Both units support glueless I/O of stereo 16-bit audio data at sample rates up to 100 kHz. A small amount of glue logic enables output of up to eight channels. The audio interfaces are highly programmable, providing adaptability to custom protocols and future standards. TM-1000's audio interfaces can be programmed to provide the master clock to over-sampled ADCs and DACs. The clock generated on chip can be controlled with a resolution of .0006 ppm. This high resolution gives programmers subtle control over sampling frequency allowing them to simplify the synchronization algorithms required in complex multimedia systems. IMAGE COPROCESSOR The image coprocessor (ICP) offloads the TriMedia CPU of image processing and manipulation tasks such as copying an image from SDRAM to a host's video frame buffer. It can operate as either a memory-to-memory or a memory-to-PCI coprocessor device. In memoryto-memory mode, the ICP can perform horizontal or vertical image filtering and scaling. In memory-to-memory and memory-to-PCI modes, it can perform horizontal scaling and filtering followed by YUV to RGB color-space conversion for screen display.
The ICP also provides display support for live video in overlapping windows, the number and sizes of which are limited only by bandwidth. The final resampled and converted image pixels are transmitted over the PCI bus to an optional off-chip graphics card/frame buffer. VARIABLE LENGTH DECODER TM-1000's variable length decoder (VLD) offloads the processingintensive task of decoding Huffman-encoded video datastreams such as MPEG-1 and MPEG-2. The lower bit rate required by videoconferencing applications can be adequately handled by the TriMedia CPU without the coprocessor. I2C INTERFACE TM-1000's I2C interface enables inter-chip connection to and control of other I2C devices. This allows TM-1000 to configure and inspect status of peripheral video devices such as video decoders and encoders and some camera types. It is also used at boot time to read the boot program from the EPROM. SYNCHRONOUS SERIAL INTERFACE TM-1000's synchronous serial interface (SSI) provides serial access for a variety of multimedia applications, such as video phones or videoconferencing, and for general data communications in PC systems. The SSI contains all the buffers and logic necessary to interface with simple analog modem front ends. When combined with the TriMedia V.34 software library, the SSI provides fully V.34-compliant modem capability. The TriMedia CPU performs the data pump, fax protocols, AT command handling, and error correction/detection. Alternatively, the TM-1000 SSI can connect to an ISDN interface chip to provide advanced digital modem capabilities. TIMERS
H O S T- A S S I S T E D COPROCESSOR
SDRAM
CAMERA
VCR T V MONITOR GRAPHIC CARD AUDIO
The TM-1000 contains four timers: three are available to programmers, the fourth is reserved for the system. HIGH-SPEED PCI BUS INTERFACE
AUDIO
PCI BUS
R G B IMAGE SEQUENCES
TM-1000's PCI interface connects the VLIW CPU and on-chip I/O and coprocessing units to a PCI bus. In PC-based applications, TM-1000 can gluelessly interface to the standard PCI bus, allowing it to be placed directly on the PC mainboard or on a plug-in card. In embedded applications where TM-1000 is the main processor, the
HOST CPU
MEMORY
S TA N D A L O N E
SDRAM
PCI bus can be used to interface to peripheral devices that implement functions not provided by on-chip peripherals.
CAMERA
VCR T V MONITOR PERIPHERAL PERIPHERAL AUDIO
AUDIO
PCI BUS
ROM/FLASH
T h e first member of the TriMedia family, t h e TM-1000 is designed for u s e both as a coprocessor in a PC-hosted environment and the sole C P U in standalone systems .
Others parts begin by 75
75-1
|
|
|
