|
Details, datasheet, quote on part number:8X83606AKBE
| |
Datasheet text preview:
8X83606AKBE (1/5) IL16
VIDEO COMMUNICATION PROCESSOR
TOP VIEW
180 175 170 165 160 155 150 145 140 135 130 125 121
181 185
120
115
190
110
195
105
200
100
205
95
210
90
215
85
220
80
225
75
230
70
235
65 61
240
1
5
10
15
20
25
30
35
40
45
50
55
60
8X83606AKBE (2/5) PIN NO. 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 PIN NO. VDD_IO 51 LA19 52 LA18 53 LA17 54 LA16 55 LA15 56 LA14 57 LA13 58 YCAM3 59 LA12 60 LA11 61 LA10 62 GND_IO 63 LA9 64 VDD_IO 65 LA8 66 LA7 67 LA6 68 YCAM4 69 LA5 70 LA4 71 LA3 72 LA2 73 LA1 74 LA0 75 TDMDX 76 TDMDR 77 YCAM5 78 TDMCLK 79 TDMFS 80 TDMTSC 81 82 GND 83 CPUCLK 84 VCC 85 RESET DEBUGIRQ 86 87 YCAM6 TRIMODE 88 89 TEST 90 TEST 91 ROMDIS 92 AUX0 93 AUX1 94 AUX2 95 AUX3 96 GND 97 DA0 98 DA1 99 DA2 100 GND SIGNAL PIN NO. 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 PIN NO. 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200
I/O
-- O O O O O O O I O O O -- O -- O O O I O O O O O O O I I I I O -- I -- I I I I I I I I/O I/O I/O I/O -- O O O --
I/O
O -- O O O O O O -- -- -- I I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O O -- O -- O O -- I/O I/O I/O I/O I/O I/O I/O I/O -- I/O -- I/O I/O I/O I/O I/O I/O I/O I/O I/O
SIGNAL
DA3 VCC DA4 DA5 DA6 DA7 DA8 DA9 VCC GND_IO VDD_IO YCAM7 DBUS0 DBUS16 DBUS1 DBUS17 DBUS2 DBUS18 DBUS3 DBUS19 AUX4 DBUS4 DBUS20
I/O
SIGNAL
I/O
I -- I/O -- I/O I/O I/O I I/O I/O I/O I/O I/O I/O I/O -- I/O I -- I/O I/O O O O I I I I I I I I I/O -- I/O -- I/O I I/O I/O I/O I/O I/O I/O I/O I/O I -- I/O --
SIGNAL
UVCAM0 GND HD2 VCC HD3 HD4 HD5 UVCAM1 HD6 HD7 HD8 HD9 HD10 HD11 HD12 GND HD13 UVCAM2 VCC HD14 HD15
DRAMWE
GND_IO
CAS
GND_IO
RAS1 RAS0
GND DBUS5 DBUS21 DBUS6 DBUS22 DBUS7 DBUS23 DBUS8 AUX5 GND DBUS24 VCC DBUS9 DBUS25 DBUS10 AUX6 DBUS26 DBUS11 DBUS27 DBUS12 DBUS28
I/O DBUS13 I/O DBUS29 I/O AUX7 -- GND I/O DBUS14 -- VCC I/O DBUS30 I/O DBUS15 I/O DBUS31 I VSYNCCAM ACLK1 I/O AMCLK1 I AMCLK2 I ACLK2 I/O ATFS I/O ARFS I/O ADR I ADT O I HSYNCCAM TEST I UVSCN0 O UVSCN1 O GND_IO -- UVSCN2 O VDD_IO -- PCLK2XCAM I UVSCN3 O UVSCN4 O UVSCN5 O UVSCN6 O UVSCN7 O YSCN0 O YSCN1 O YSCN2 O PCLKQCAM I YSCN3 O GND_IO -- YSCN4 O VDD_IO -- YSCN5 O YSCN6 O YSCN7 O I ODDCAM PCLK2XSCN I PCLKQSCN I I/O VSYNCSCN I/O HSYNCSCN O BLANK I/O HD0 I/O HD1
HWRREQ HRDREQ
HIRQ UVCAM3
HREAD HWRITE
HA0 HA1 UVCAM4 HA2 UVCAM5 LD0 GND_IO LD8 VDD_IO LD16 UVCAM6 LD24 LD1 LD9 LD17 LD25 LD2 LD10 LD18 UVCAM7 GND LD26 VDD_IO
8X83606AKBE (3/5) PIN NO. 201 202 203 204 205 206 207 208 209 210 PIN NO. 211 212 213 214 215 216 217 218 219 220 PIN NO. 221 222 223 224 225 226 227 228 229 230 PIN NO. 231 232 233 234 235 236 237 238 239 240
I/O I/O I/O I/O I/O I/O I/O I I/O I/O I/O
SIGNAL
LD3 LD11 LD19 LD27 LD4 LD12 YCAM0 LD20 LD28 LD5
I/O -- I/O -- I I/O I/O O O O O
SIGNAL
GND LD13 VCC YCAM1 LD21 LD29
I/O
O O O O -- O -- -- O I/O
SIGNAL
I/O
I I/O I/O I/O I/O I/O I/O I/O -- O
SIGNAL
YCAM2 LD14 LD22 LD30 LD7 LD15 LD23 LD31 GND_IO LA20
LOE LWE LCE0 LCE1
GND
LCE2
VCC VDD_IO
LWRLL LWRLH LWRHL LWRHH
LCE3
LD6
LCE0 - 3 LOE LWE
223,224, 226,229 221 222 183,185,187, 189 - 196,199, 201 - 206, 208 - 210,212, 215,216,230, 232 - 238,240 2 - 8,10 - 12, 14,16 - 18, 20 - 25 217 - 220 SRAM BUS
SRAM INTERFACE
LD0 - 31
COMMAND BUFFER
VP6 DIGITAL SIGNAL PROCESSOR
LA0 - 20
LWRLL,LWRLH, LWRHL,LWRLL
CPUCLK
AUX PORT HUFFMAN DECODER
42 - 45,71, 88,95,103 9,19,28, 37,62,207, 214,231 151,158,168, 175,180,182, 188,197
AUX0 - 7
33 35 36 41
RESET
DEBUGIRQ ROMDIS
MIPS-X3 RISC BOOT ROM VARIABLE RAM HDLC
YCAM0 - 7
UVCAM0 - 7
HD0 - 15 HA0 - 2
149,150,153, 155 - 157, 159 - 165, 167,170,171 178,179,181 172 177 173 176 174 112 113 111 114 115 116 118 117 31 30 29 26 27
CAMERA INPUT HUFFMAN ENCODER
110 119 143 126 135 132 - 134, 136,138, 140 - 142 121,122,124, 127 - 131
VSYNCCAM HSYNCCAM ODDCAM
PCLK2XCAM PCLKQCAM
HWRREQ
HWRITE
HRDREQ HREAD
HIRQ AMCLK1 AMCLK2 ACLK1 ACLK2 ATFS ARFS ADT ADR
HOST INTERFACE
YSCN0 - 7 UVSCN0 - 7
PORTAL
VIDEO OUTPUT
146 147 148 144 145
VSYNCSCN HSYNCSCN
BLANK PCLK2XSCN PCLKQSCN
AUDIO INTERFACE
OSD
76 78,79 47 - 49,51, 53 - 58
CAS RAS0, RAS1
DA0 - 9
TDMTSC
TDMFS TDMCLK TDMDX TDMDR
TDM INTERFACE
DRAM BUS
DRAM INTERFACE
63 - 70,72, 73,81 - 87, 90,92 - 94, 96 - 102, 105,107 - 109 74
DBUS0 - 31
DRAMWE
8X83606AKBE (4/5)
INPUTS ADR AMCLK1, AMCLK2 CPUCLK DEBUGIRQ HA0 - 2
HREAD HSYNCCAM HSYNCSCN HWRITE ODDCAM
PCLKQCAM PCLKQSCN PCLK2XSCN PCLK2XCAM
RESET
ROMDIS TDMCLK TDMDR TDMFS TEST TRIMODE UVCAM0 - 7
VSYNCCAM
YCAM0 - 7 OUTPUTS ADT BLANK
: : : : : : : : : : : : : : : : : : : : : : : :
AUDIO DATA RECEIVE FAIN INPUT CLOCK SYSTEM CLOCK SYSTEM DEBUG IRQ HOST ADDRESS BUS HOST READ STROBE VIDEO CAMERA HORIZONTAL START SCREEN HORIZONTAL START HOST WRITE STROBE VIDEO CAMERA ODD/EVEN FIELD VIDEO CAMER PIXEL CLOCK QUALIFIER SCREEN PIXEL CLOCK QUALIFIER SCREEN 2X PIXEL CLOCK VIDEO CAMERA 2X PIXEL CLOCK SYSTEM RESET DESABLE THE INTERNAL BOOT ROM TDM CLOCK TDM DATA RECEIVE TDM FRAME SYNC TEST PIN, MUST BE PULLED LOW 3-STATE OUTPUT DRIVERS VIDEO CAMERA UV DATA VIDEO CAMERA VERTICAL START VIDEO CAMERA Y DATA
CAS
DA0 - 9
DRAMWE
HIRQ
HRDREQ HWRREQ
LA0 - 20 LCE0 - 3
LOE LWE LWRLL, LWRLH, LWRHL, LWRHH : ROW ADDRESS STROBE FOR BANKS RAS0, RAS1
TDMDX
: : : : : : : : : : : : :
AUDIO DATA TRANSMIT SCREEN BLANKING COLUMN ADDRESS STROBE DRAM MUITIPLEXED ADDRESS BUS DRAM WRITE ENABLE VCP TO HOST IRQ HOST READ REQUEST HOST WRITE REQUEST RISC ADDRESS BUS CHIP ENABLES FOR 4-SRAM BANKS SRAM/ROM OUTPUT ENABLE WRITE ENABLE FOR 16-BIT WIDE SRAM BYTE WRITE ENABLES FOR 8-BIT WIDE SRAM
TDMTSC
UVSCN0 - 7 YSCN0 - 7
: : : :
TDM DATA TRANSMIT TDM 3-STATE CONTROL SCREEN UV DATA SCREEN Y DATA
8X83606AKBE (5/5)
INPUTS/OUTPUTS ACLK1, ACLK2 : AUDIO CLOCK : RECEIVE FRAME SYNC ARFS ATFS : TRANSMIT FRAME SYNC AUX0 -7 : SYSTEM AUXILIARY CONTROL LINES : DRAM DATA BUS DBUS0 - 31 HD0 - 15 : HOST DATA BUS HSYNCSCN : SCREEN HORIZONTAL START LD0 - 31 : RISC DATA BUS VSYNCSCN : SCREEN VERTICAL START
|
|
