|
Details, datasheet, quote on part number:HD64180SCP-10
| |
Datasheet text preview:
C
********** -MOS 8-BIT MICROPROCESSOR
TOP VIEW
11 90 8 7 6 5 4 3 2 1 8 1 84 83 82 81 70 79 78 77 76 5
HD64180SCP-10(1/3) IL00
GDD(+5V)
GND
V ND
33 34 35 36 37 38 49 40 41 42 43 44 45 46 47 48 59 50 51 52 3
G
ND
12 13 14 15 16 17 18 29 20 21 22 23 24 25 26 27 28 39 30 31 2
G
( DD +5V)
VD N
GND
V
VDD(+5V)
V
ND
DD(+5V)
DD(+5V)
74 73 72 71 60 69 68 67 66 65 64 63 62 61 50 59 58 57 56 55 4
(VDD= +5V) N PIN O. 2 1 3 4 5 6 7 8 9 1 10 11 12 13 14 15 16 17 18 29 20 1 I/O -- I I -- I I O O O O O I I I I I I I -- O O SIGNAL X DD V E TAL G TAL X T ND TIN0 T IN1 TOUT0 OUT1 C CS0 CS1 W S2 M IT A I NI INT0 INT1 R NT2 B ESET UV REQ S B DD USACK T N PIN O. 22 23 24 25 26 27 28 39 30 31 32 33 34 35 36 37 38 49 40 41 2 I/O O O O O O O -- O O O O O O -- O O O O -- O SIGNAL R IR L H EF R LT A WD MR IE VE O AD D A0 A1 A2 A3 A4 G5 AD N A6 A7 A8 G9 AND 10 N PIN O. 43 44 45 46 47 48 59 50 51 52 53 54 55 56 57 58 69 60 61 62 3 I/O -- O O O O -- O O O O O -- I I/O I/O I/O I/O I/O I/O I/O -- /O SIGNAL VDD A A11 A12 A13 G 14 AND A15 A16 A17 A18 V19 DD D D0 D1 D2 D3 D4 D5 D6 G7 ND N PIN O. 64 65 66 67 68 79 70 71 72 73 74 75 76 77 78 89 80 81 82 83 4 I/O I/O O I I I I I/O O /O O I -- I I I I/O O /O I I O O O SIGNAL RYNC S D TSM CCDM R TSM RXDM T XCM TXCM RXDM D TSA G DA C C ND R TSA RXDA T XCA TXCA D XDA DREQ0 TREQ1 TEND0 EØD1 N
HD64180SCP-10(2/3)
55 56 57 58 69 60 61 12 D0 D1 D2 D3 D4 D5 D6 N7 A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 A10 A11 A12 A13 A14 A15 13 14 15 16 I MI INT0 INT1 R T2 N A16 A17 A18 R9 1 30 31 32 33 34 35 37 38 49 40 42 44 45 46 47 59 50 51 52 23
B INPUT CUSREQ CTSA DTSM DCDA DCDM REQ0, 1 I EXTAL NT0, 1, 2 R NMI RESET RXDA T XDM IN0, 1 X WAIT OTAL A UTPUT 0 A19 C BUSACK S0, 1, 2 I HALT LE O MR I RE RD REF RTSA S TSM TT END0, 1 TOUT0, 1 TXDA W DM X ØR I
; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; BUS REQUEST CLEAR TO SEND FOR ASCI/CSIO CLEAR TO SEND FOR MSCI DATA CARRIER DETECT FOR ASCI/CSIO DATA CARRIER DETECT FOR MSCI DMA REQUEST FOR CHANNEL EXTERNAL CLOCK INPUT/CRYSTAL CONNECTION INTERRUPT 0, 1, 2 NON-MASKABLE INTERRUPT RESET RECEIVE DATA FOR ASCI/CSIO RECEIVE DATA FOR MSCI TIMER INPUT FOR CHANNEL 0, 1 WAIT CRYSTAL CONNECTION
17 12
W SET E B AIT
WD MR IE B OE USACK H ALT L
25 26 27 28 20 24 22 21 7 3
9 8
CUSREQ
1 10 5 1
CS0 CS1 T S2 T
SR I RT EF
6 8
TIN0 DIN1
TOUT0 TOUT1 8
8
80 61
DREQ0 RREQ1
TEND0 T ND1 E
82 73
68 69 67 76
RXDM CXCM DTSM RCDM
TXDM RXCM STSM TYNC
71 60 65 74
77 76 73 2 5
RXCA DXDA CCDA X TSA
TXCA RXDA A TSØ A
78 79
ADDRESS BUS ; BUS ACKNOWLEDGE ; CHIP SELECT 0, 1, 2 ; HALT ; I/O ENABLE ; LOAD INSTRUCTION REGISTER ; MEMORY ENABLE ; READ ; REFRESH ; REQUEST TO SEND FOR ASCI/CSIO ; REQUEST TO SEND FOR MSCI ; STATUS ; TRANSFER END FOR CHANNEL 0, 1 ; TIMER OUTPUT FOR CHANNEL 0, 1 ; TRANSMIT DATA FOR ASCI/CSIO ; TRANSMIT DATA FOR MSCI ; WRITE ; SYSTEM CLOCK ; D PUT/OUTPUT N 0 D7 DATA BUS RXCA ; RECEIVE CLOCK FOR ASCI/CSIO S XCM ; RECEIVE CLOCK FOR MSCI T YNC ; SYNCHRONIZATION FOR MSCI TXCA ; TRANSMIT CLOCK FOR ASCI/CSIO XCM ; TRANSMIT CLOCK FOR MSCI
82
3
ETAL XTAL 4
HD64180SCP-10(3/3)
BUSREQ HUSACK RESET RXTAL
L ALT
E XT AL
C AI T
INT0
INT1 15
NEF
CS0
CS1
B S2
3 2
27
25
26
27
18
9 2
10
11
28
20
24
22
21
13
13
I MI
WE O
MR
SIR
IE
W D
RT
14
1
Ø
84
TIMING G EN
BUS CONTROL MMU CPU
1
INTERRUPT
TIN0 T IN1
6 5 7 8
6 80
NT2 DREQ0 T REQ1 TEND0 SEND1 81 82 63 74 T YNC RXDM T XDM RXCM RXCM DTSM CCDM T TSM 61 78 60 69 65 66 77 79 76 78 77 72 73 5 RXDA T XDA RXCA RXCA DTSA CCDA TSA
TOUT0 OUT1
TIMER R 8BIT ELOAD [2CH]
DMAC CHAIN BLOCK TRANSMISSION [2CH]
ADDRESS BUS (20 BIT)
MSCI
DATA BUS (8 BIT)
MILTIPROTOCOL S C ERIAL OI MUNICATION M NTERFACE [1CH]
ADDRESS B UFFER
30 35 37 40 42 4 47 49 53 20
DATA BUFFER
55 62 8
ASCI/CSIO ASYNCHRONOUS S C ERIAL OI MUNICATION M / TERFACE N S LOCKED C ERIAL I/O PORT [1CH]
A0 A19
D0 D7
|
|
