|Datasheet||Download NE5200D datasheet
The is a dual amplifier with to 1200MHz response. Low noise (NF = 3.6dB) makes this part ideal for RF front-ends, and a simple power-down mode saves current for battery operated equipment. Inputs and outputs are matched to 50. The enable pin allows the designer the ability to turn the amplifiers on or off, allowing the part to act as an amplifier as well as an attenuator. This is very useful for front-end buffering in receiver applications.FEATURES
Dual amplifiers - 1200MHz operation Low DC power consumption (4.2mA per amplifier @ VCC = 5V) Power-Down Mode (ICC = 95µA typical) 3.6dB noise figure at 900MHz Unconditionally stable Fully ESD protected Low costDESCRIPTION 8-Pin Plastic Small Outline (Surfacemount) 8-Pin Plastic Small Outline (Surfacemount)
Supply voltage 4-9V Gain = 1GHz Input and output match S11, S22 typically <14dB
SYMBOL VCC Supply voltage Operating ambient temperature range NE Grade SA Grade Operating junction temperature NE Grade SA Grade PARAMETER RATING to +105 UNITS V °C
SYMBOL VCC PD TJMAX PMAX TSTG Supply voltage1 Power dissipation, = 25°C (still 8-Pin Plastic mW °C dBm °C PARAMETER RATING to +9 UNITS VMaximum operating junction temperature Maximum power input/output Storage temperature range
NOTE: 1. Transients exceeding 10.5V on VCC pin may damage product. 2. Maximum dissipation is determined by the operating ambient temperature and the thermal resistance, JA: 8-Pin SO: = 158°C/W
VCC = 25°C; unless otherwise stated. SYMBOL VCC ICC Supply voltage VCC = 5V, ENABLE = High Total supply current VCC = 5V, ENABLE = Low VCC = 9V, ENABLE = High VCC = 9V, ENABLE = Low VT VIH VIL IIL IIH VIDC,ODC TTL/CMOS logic threshold voltage1 Logic 1 level Logic 0 level Enable input current Enable input current Input and output DC levels Power-up mode Power-down mode Enable = 0.4V Enable = 2.4V PARAMETER TEST CONDITIONS LIMITS MIN 4 6.4 TYP VCC MAX UNITS µA V
NOTE: 1. The ENABLE input must be connected to a valid logic level for proper operation of the NE/SA5200.AC ELECTRICAL CHARACTERISTICS1 VCC = 25°C, either amplifier, enable = 5V; unless otherwise stated.
SYMBOL IP2 IP3 ISOL POUT S21 Insertion gain Output return loss Reverse isolation Input return loss Output 1dB compression point Noise figure in 50 Input second-order intercept point Input third-order intercept point Amplifier-to-amplifier isolation2 Saturated output power Insertion gain when disabled PARAMETER TEST CONDITIONS = 900MHz LIMITS MIN 9.2 5.2 TYP MAX 13.2 UNITS dB dBm dB dBm dB dBm dB
NOTE: 1. All measurements include the effects of the NE/SA5200 Evaluation Board (see Figure 4). Measurement system impedance 50. 2. Input applied to one amplifier, output taken at the other output. All ports terminated into 50.
is a user-friendly, wide-band, unconditionally stable, low power dual gain amplifier circuit. There are several advantages to using the as a high frequency gain block instead of a discrete implementation. First is the simplicity of use. The NE/SA5200 does not need any external biasing components. Due to the higher level of integration and small footprint (SO8) package it occupies less space on the printed circuit board and reduces the manufacturing cost of the system. Also the higher level of integration improves the reliability of the amplifier over a discrete implementation with several components. The power down mode in the NE/SA5200 helps reduce power consumption in applications where the amplifiers can be disabled. And last but not the least is the impedance matching at inputs and outputs. Only those who have toiled through discrete transistor implementations for 50 input and output impedance matching can truly appreciate the elegance and simplicity of the NE/SA5200 input and output impedance matching 50. A simplified equivalent schematic is shown in 3. Each amplifier is composed of an NPN transistor with in a classical series-shunt feedback configuration. The two wideband amplifiers are biased from the same bias generator. In normal operation each amplifier consumes about 4mA of quiescent current (at VCC 5V). In the disable mode the device consumes about 90µA of current, most is in the TTL enable buffer and the bias generator. The input impedance of the amplifiers is 50. The amplifiers have typical gain at 100MHz and 7dB of gain 1.2GHz. It can be seen from 3 that any inductance between Pin 7, 3 and the ground plane will reduce the gain of the amplifiers at higher frequencies. Thus proper grounding of Pins 7 and 3 is essential for maximum gain and increased frequency response. 4 shows the printed circuit board layout and the component placement for the NE/SA5200 evaluation board. The AC coupling capacitors should be selected such that at they are shorts at the desired frequency of operation. Since most low-cost large value surface mount capacitors cease to be simply capacitors in the UHF range and exhibit an inductive behavior, it is recommended that high frequency chip capacitors be utilized in the circuit. A good power supply bypass is also essential for the performance of the amplifier and should be as close to the device as practical. 5 shows the typical frequency response of the two channels of NE/SA5200. The low frequency gain is about at 100MHz and slowly drops off at 500MHz. The gain is about at 900MHz and at 1.2 GHz which is typical of NE/SA5200 with a good printed circuit board layout. It can also be seen that both channels have a very well matched frequency response and matched gain to within at 100MHz and at 900MHz.
NE/SA5200 finds applications in many areas of RF communications. is an ideal gain block for high performance, low cost, low power RF communications transceivers. A typical radio transceiver front-end is shown in 6. This could be the front-end of a cellular phone, a VHF/ UHF hand-held transceiver, UHF cordless telephone or a spread spectrum system. The NE/SA5200 can be used in the receiver path of most systems as an LNA and pre-amplifier. The bandpass filter between the two amplifiers also minimize the noise into the first mixer. In the transmitter path, NE/SA5200 can be used as a buffer to the VCO and isolate the VCO from any load variations due to the power level changes in the power amplifier. This improves the stability of the VCOs. The NE/SA5200 can also be used as a pre-driver to the power amplifier modules. The two amplifiers in NE/SA5200 can be easily cascaded to have a 13dB gain block At 100MHz the gain will be 22dB and a noise figure of about 5.5dB. The NE/SA5200 can be operated at a higher voltage to 9V for much improved 1dB output compression point and higher 3rd order intercept point. Several stages of NE/SA5200 can also be cascaded and be used an IF amplifier strip for DBS/TV/GPS receivers. 7 shows a 60dB gain IF strip at 180MHz. The noise figure for the cascaded amplifier chain is given by equation 1. NF (total) + NF4/G1*G2*G3 (Equation. 1) NOTE: The noise figure and gain should not dB in the above equation. Since the noise figure for each stage is about 3.6dB and the gain is about 11dB, the noise figure for the 60dB gain IF strip will be about 6.4dB. In applications where a single amplifier is required with a 7.5dB gain at 900MHz and current consumption is of paramount importance (battery powered receivers), the amplifier A1 can be used and amplifier A2 can be disabled by leaving GND2 (Pin 3) unconnected. This will reduce the total current consumption for the to a meager 4mA. The ENABLE pin is useful for Time-Division-Duplex systems where the receiver can be disabled for a period of time. In this case the overall system supply current will be decreased by 8mA. The ENABLE pin can also be used to improve the system dynamic range. For input levels that are extremely high, the NE/SA5200 can be disabled. In this case the input signal is attenuated by 13dB. This prevents the system from being overloaded as well as improves the system's overall dynamic range. In the disabled condition the NE/SA5200 IP3 increases to nearly +20dBm.
|Related products with the same datasheet|
|Some Part number from the same manufacture|