Digchip : Database on electronics components
Electronic components database
Search:                      In section:
Member, Distributor  
Log In
Email:
Password:

Details, datasheet, quote on part number:P80C31UBPN
 
 
Part:P80C31UBPN
Description:Ic-8-bit Cpu
Company:
Datasheet:Download P80C31UBPN datasheet   File size : 252 kB
Request For quote:  Find where to buy P80C31UBPN
 



Datasheet text preview:
INTEGRATED CIRCUITS
80C51/87C51/80C31 80C51 8-bit microcontroller family
4K/128 OTP/ROM/ROMless low voltage (2.7V­5.5V), low power, high speed (33 MHz)
Product specification Supersedes data of 1998 Oct 14 IC20 Data Handbook 1999 Apr 01
Philips Semiconductors
Philips Semiconductors
Product specification
80C51 8-bit microcontroller family
4K/128 OTP/ROM/ROMless, low voltage (2.7V­5.5V), low power, high speed (33 MHz)
80C51/87C51/80C31
DESCRIPTION
The Philips 8XC51/31 is a high-performance static 80C51 design fabricated with Philips high-density CMOS technology with operation from 2.7V to 5.5V. The 8XC51/31 contains a 4k × 8 ROM, a 128 × 8 RAM, 32 I/O lines, three 16-bit counter/timers, a six-source, four-priority level nested interrupt structure, a serial I/O port for either multi-processor communications, I/O expansion or full duplex UART, and on-chip oscillator and clock circuits. In addition, the device is a low power static design which offers a wide range of operating frequencies down to zero. Two software selectable modes of power reduction--idle mode and power-down mode are available. The idle mode freezes the CPU while allowing the RAM, timers, serial port, and interrupt system to continue functioning. The power-down mode saves the RAM contents but freezes the oscillator, causing all other chip functions to be inoperative. Since the design is static, the clock can be stopped without loss of user data and then the execution resumed from the point the clock was stopped.
FEATURES
· 8051 Central Processing Unit
­ 4k × 8 ROM (80C51) ­ 128 × 8 RAM ­ Three 16-bit counter/timers ­ Full duplex serial channel ­ Boolean processor ­ Full static operation ­ Low voltage (2.7V to 5.5V@ 16MHz) operation
· Memory addressing capability
­ 64k ROM and 64k RAM
· Power control modes:
­ Clock can be stopped and resumed ­ Idle mode ­ Power-down mode
SELECTION TABLE
For applications requiring more ROM and RAM, see the 8XC52/54/58/80C32, 8XC51FA/FB/FC/80C51FA, and 8XC51RA+/RB+/RC+/80C51RA+ data sheet. ROM/EPROM Memory Size (X by 8) 80C31/8XC51 0K/4K 80C32/8XC52/54/58 0K/8K/16K/32K 256 No No 128 No No RAM Size (X by 8) Programmable Timer Counter (PCA) Hardware Watch Dog Timer
· CMOS and TTL compatible · Three speed ranges at VCC = 5V
­ 0 to 16MHz ­ 0 to 33MHz
· Three package styles · Extended temperature ranges · Dual Data Pointers · Second DPTR register · Security bits:
­ ROM (2 bits) ­ OTP/EPROM (3 bits)
80C51FA/8XC51FA/FB/FC 0K/8K/16K/32K 256 Yes No
80C51RA+/8XC51RA+/RB+/RC+ 0K/8K/16K/32K 8XC51RD+ 64K 1024 Yes Yes 512 Yes Yes
· Encryption array--64 bytes · 4 level priority interrupt · 6 interrupt sources · Four 8-bit I/O ports · Full­duplex enhanced UART
­ Framing error detection ­ Automatic address recognition
· Programmable clock out · Asynchronous port reset · Low EMI (inhibit ALE) · Wake-up from Power Down by an external interrupt (8XC51)
1999 Apr 01
2
853­0169 21143
Philips Semiconductors
Product specification
80C51 8-bit microcontroller family
4K/128 OTP/ROM/ROMless, low voltage (2.7V­5.5V), low power, high speed (33 MHz)
80C51/87C51/80C31
80C51/87C51 AND 80C31 ORDERING INFORMATION
MEMORY SIZE 4K × 8 ROM OTP ROM OTP ROM OTP ROM OTP ROM OTP ROM OTP ROM OTP ROM OTP ROM OTP ROM OTP ROM OTP ROM OTP P80C51SBP N P80C31SBP N P87C51SBP N P80C51SBA A P80C31SBA A P87C51SBA A P80C51SBB B P80C31SBB B P87C51SBB B P80C51SFP N P80C31SFP N P87C51SFP N P80C51SFA A P80C31SFA A P87C51SFA A P80C51SFB B P80C31SFB B P87C51SFB B P80C51UBAA P80C31UBAA P87C51UBAA P80C51UBPN P80C31UBPN P87C51UBPN P80C51UBBB P80C31UBBB P87C51UBBB P80C51UFA A P80C31UFA A P87C51UFA A P80C51UFP N P80C31UFP N P87C51UFP N P80C51UFB B P87C51UFB B P80C31UFB B ­40 to +85 Plastic Quad Flat Pack to +85, Plastic Quad Flat Pack 5V 0 to 33 to 33 SOT307-2 ­40 to +85 Plastic Dual In line Package to +85, Plastic Dual In-line Package 5V 0 to 33 to 33 SOT129-1 ­40 to +85, Plastic Leaded Chip Carrier to +85 Plastic Leaded Chip Carrier 5V 0 to 33 to 33 SOT187-2 0 to +70 Plastic Quad Flat Pack to +70, Plastic Quad Flat Pack 5V 0 to 33 to 33 SOT307-2 0 to +70 Plastic Dual In line Package to +70, Plastic Dual In-line Package 5V 0 to 33 to 33 SOT129-1 0 to +70, Plastic Leaded Chip Carrier to +70 Plastic Leaded Chip Carrier 5V 0 to 33 to 33 SOT187-2 ­40 to +85 Plastic Quad Flat Pack to +85, Plastic Quad Flat Pack 2.7V to 5 5V to 5.5V 0 to 16 to 16 SOT307-2 ­40 to +85, Plastic Leaded Chip Carrier to +85 Plastic Leaded Chip Carrier 2.7V to 5 5V to 5.5V 0 to 16 to 16 SOT187-2 ­40 to +85 Plastic Dual In line Package to +85, Plastic Dual In-line Package 2.7V to 5 5V to 5.5V 0 to 16 to 16 SOT129-1 0 to +70 Plastic Quad Flat Pack to +70, Plastic Quad Flat Pack 2.7V to 5 5V to 5.5V 0 to 16 to 16 SOT307-2 0 to +70, Plastic Leaded Chip Carrier to +70 Plastic Leaded Chip Carrier 2.7V to 5 5V to 5.5V 0 to 16 to 16 SOT187-2 0 to +70 Plastic Dual In line Package to +70, Plastic Dual In-line Package 2.7V to 5 5V to 5.5V 0 to 16 to 16 SOT129-1 ROMless TEMPERATURE RANGE °C AND PACKAGE VOLTAGE RANGE FREQ. (MHz) DWG. #
80C51/87C51 AND 80C31 ORDERING INFORMATION
DEVICE NUMBER (P87C51) P80C51 ROM P87C51 OTP P80C31 ROMless OPERATING FREQUENCY, MAX (S) S = 16 MHz U = 33 MHz TEMPERATURE RANGE (B) B = 0_ to +70_C F = ­40_C to +85_C PACKAGE (AA) AA = PLCC BB = PQFP PN = PDIP
1999 Apr 01
3