Digchip : Database on electronics components
Electronic components database
Search:                      In section:
Member, Distributor  
Log In
Email:
Password:

Details, datasheet, quote on part number:P83C524FHA
 
 
Part:P83C524FHA
Description:
Company:
Datasheet:Download P83C524FHA datasheet   File size : 251 kB
Request For quote:  Find where to buy P83C524FHA
 



Datasheet text preview:
INTEGRATED CIRCUITS
P83C524 CMOS single-chip 8-bit microcontroller
Short Form Preliminary specification 1996 Aug 01
Philips Semiconductors
Philips Semiconductors
Short Form Preliminary specification
8-bit microcontroller
P83C524
FEATURES
· 80C51 CPU · 16 kbytes on-chip ROM, expandable
externally to 64 kbytes Program Memory address space
GENERAL DESCRIPTION
The P83C524 8-bit microcontroller is manufactured in an advanced CMOS process and is a derivative of the 80C51 microcontroller family. The P83C524 is a stand-alone high-performance microcontroller designed for use in real time applications such as instrumentation, industrial control, medium to high-end consumer applications and specific automotive control applications. The P83C524 contains a non-volatile 16K × 8 read-only program memory, a volatile 512 × 8 read/write data memory, four 8-bit I/O ports, two 16-bit timer/event counters (identical to the timers of the 80C51), a 16-bit timer (identical to the timer 2 of the 8052), a multi-source, two-priority-level, nested interrupt structure, two serial interfaces (UART and bit-level I2C-bus), an on-chip oscillator and timing circuits, a watchdog timer (WDT) with a separate on-chip oscillator. For systems that require extra capability, the P83C524 can be expanded using standard TTL compatible memories and logic. The device also functions as an arithmetic processor having facilities for both binary and BCD arithmetic plus bit-handling capabilities. The P83C524 has the same instruction set as the PCB80C51 which consists of over 100 instructions: 49 one-byte, 46 two-byte and 16 three-byte. With a 16MHz crystal, 58% of the instructions are executed in 750ns and 40% in 1.5µs. Multiply and divide instructions require 3µs.
· 512 bytes on-chip RAM, expandable
externally to 64 kbytes Data Memory address space
· Four 8-bit I/O ports · Full-duplex UART compatible with the
standard 80C51 and the 8052
· Two standard 16-bit timer/counters · An additional 16-bit timer (functionally
equivalent to the timer 2 of the 8052)
· On-chip Watchdog Timer (WDT) with a
separate on-chip oscillator
· Bit-level I2C-bus hardware serial I/O Port · 7-source and 7-vector interrupt structure
with 2 prioirty levels
· Up to 3 external interrupt request inputs · Two programmable power reduction modes
(Idle and Power-down)
· Termination of Idle mode by any interrupt,
external or WDT (watchdog) reset
· Wake-up from Power-down by external
interrupt, external or WDT reset
· ROM code protection · XTAL frequency range: 1.2MHz to 16MHz · All packaging pin-outs fully compatible to
the standard 8051/8052.
ORDERING INFORMATION
EXTENDED TYPE NUMBER ROM (Note 1) P83C524FBP P83C524FFP P83C524FHP P83C524FBA P83C524FFA P83C524FHA 40 40 40 44 44 44 DIL DIL DIL PLCC PLCC PLCC plastic plastic plastic plastic plastic plastic SOT129-1 SOT129-1 SOT129-1 SOT187-2 SOT187-2 SOT187-2 0 to +70 ­40 to +85 ­40 to +125 0 to +70 ­40 to +85 ­40 to +125 1.2 to 16 1.2 to 16 1.2 to 16 1.2 to 16 1.2 to 16 1.2 to 16 PACKAGE PINS PIN POSITION MATERIAL CODE TEMPERATURE RANGE (°C) FREQUENCY (MHz)
NOTE: 1. For EPROM types, refer to the 87C524 data sheet.
1996 Aug 01
2
Philips Semiconductors
Short Form Preliminary specification
8-bit microcontroller
P83C524
FREQUENCY REFERENCE XTAL2 XTAL1
COUNTERS T0 T1 T2 T2EX RST
RAM OSCILLATOR AND TIMING PROGRAM MEMORY (16K x 8 ROM/ EPROM) DATA MEMORY (256 x 8 RAM)
AUX­RAM DATA MEMORY (256 x 8 RAM) TWO 16-BIT TIMER/EVENT COUNTERS 16-BIT TIMER WATCHDOG TIMER
CPU
P83C524
INTERNAL INTERRUPTS
64K-BYTE BUS EXPANSION CONTROL
PROGRAMMABLE I/O
PROGRAMMABLE SERIAL PORT FULL DUPLEX UART SYNCHRONOUS SHIFT
BIT-LEVEL I2C INTERFACE
INT0 INT1 EXTERNAL INTERRUPTS
CONTROL
PARALLEL PORTS, ADDRESS/DATA BUS AND I/O PINS
SERIAL IN
SERIAL OUT
SDA
SCL
SHARED WITH PORT 3
Figure 1. Block Diagram
1996 Aug 01
3