|
Details, datasheet, quote on part number:UPD9622L
| |
Datasheet text preview:
UPD9622L (1/2) IL08
C-MOS PCM CODEC
--TOP VIEW--
16 15 14 13 2
2 1 1 A IN+ A IN_ L CLKX DOOP A S 6 GX D 17 3
-GND C
7 1 9
17 1 8 2
V
CC (_5 V)
V
11 90 8
D
1 10 12 13 6
CR F LKR FSR PSX
OUT
A N-GND C
DD (+5 V)
DN/BS
4 3 5 6 7
(VDD = +5 V, VSS = _5 V) NIN P O. 2 1 3 4 5 6 7 8 9 I/O I O -- -- O I -- I SIGNAL A IN+ A IN_ AGSX -N ND G AC OUT LV OP O DD D R NIN P O. 10 11 12 13 14 15 16 17 8 I/O I I I -- -- I O -- SIGNAL CLKR FLKX FSR NX S DC P -GND DD /BS N VX
SS
A INPUT IN+ A IN C CLKR DLKX FR FSR L SX POOP ODN/BS
: NON-INVERTING INPUT OF OPERATIONAL AMPLIFIER INVERTING INPUT OF OPERATIONAL AMPLIFIER RECEIVE CHANNEL DATA CLOCK TRANSMIT CHANNEL DATA CLOCK PCM RECEIVE DATA RECEIVE CHANNEL FRAME SYNC CLOCK TRANSMIT CHANNEL FRAME SYNC CLOCK ANALOG LOOP-BACK TEST CONTROL POWER DOWN/BIT STILL CONTROL
: : : : : : : : :
A UTPUT RECEIVE AMPLIFIER OUT : PCM TRANSMIT DATA G DX SX : OUTPUT OF OPERATIONAL AMPLIFIER
UPD9622L (2/2)
17
TRANSMIT SECTION
A IN_ A IN+ GSX 2 1 3
Z AUTO ERO BAND PASS FILTER C A/D ONVERTER
DX
_ +
R UTPUT O EGISTER
11
CLKX
X PLL
LOOP
7
13 VDD 16 12 VDD
FSX
LOOP BACK CONTROL
VDD
RVOLTAGE EFERENCE R PLL
PDN/BS
FSR
A OUT
6
_ +
LOW PASS FILTER C D/A ONVERTER R INPUT EGISTER
9
DR
10
CLKR
RECEIVE SECTION
|
|
