|
Details, datasheet, quote on part number:XL24163Y
| |
Datasheet text preview:
EXEL Microelectronics, Inc.
XL24163
16,384-Bit Serial Electrically Erasable PROM and Reset Controller 2.7 to 5.5 Volt Operation
FEATURES · RESET Output for microprocessor reset function during power up/down conditions · Low Power CMOS -- Active current less than 3mA -- Standby current less than 20µA · 2.7 to 5.5 Volt Operation PIN CONFIGURATIONS
Plastic Dual-in-line "P" Package A0 1 RESET (RESET) 2 VA2 3
SS
8 VCC A 7 S1 6 SCL 5
· High reliability -- All commercial devices tested to industrial temp range (-40°C to +85°C) · True Philips licensed I2C interface · · Internally Organized 2,048 X 8
R
4
DA
JEDEC Small Outline "Y" Package A0 1 ESET (RESET) 2 VA2 3
SS 4
Two Wire Serial Interface (I2CTM) -- Bidirectional data transfer protocol -- Standard 100KHz and Fast 400KHz · Sixteen-Byte Page-Write Mode -- Minimizes total write time per byte · Automatic Word Address Incrementing -- Sequential register read · Self-Timed Write Cycle · High Reliability -- Endurance: 100,000 erase/write cycles -- Data retention: 100 years · 8-Pin PDIP or SOIC Packages
8 VCC A 7 S1
D
6 SCL 5
DA
0040 ILL A01.2
PIN NAMES A0, A1, A2 SDA SCL RESET (RESET) VSS VCC Address Inputs Serial Data I/O Serial Clock Input Reset Output Ground Supply Voltage
OVERVIEW The XL24163 is a cost-effective, 16,384-bit serial E2 PROM. It is fabricated using EXEL's advanced CMOS E2 PROM technology. This part operates from a single power supply over the range of 2.7 to 5.5 volts. The XL24163 is internally organized as 2,048 x 8. It features the I2C serial interface and software protocol allowing operation on a simple two-wire bus. In addition it provides a Reset output activated by VCC levels. PIN DESCRIPTIONS Serial Clock (SCL) - The SCL input is used to clock data into and out of the device. In the WRITE mode, data must remain stable while SCL is HIGH. In the READ mode, data is clocked out on the falling edge of SCL.
Serial Data (SDA) - The SDA pin is a bidirectional pin used to transfer data into and out of the device. Data may change only when SCL is LOW, except START and STOP conditions. It is an open-drain output and may be wireORed with any number of open-drain or open-collector outputs. Address Inputs (A0, A1, A2) - The A0, A1, A2 inputs are unused by the XL24163; however, to insure proper operation they can be unconnected or tied to ground. They must not be tied to VCC.
2 EXEL Microelectronics, Inc. P 50 Commerce Drive · San Jose, CA 95131 1 HONE 408 432-0500 · FAX 408 432-8710 · Internet www.exel.com
D0040 4/96 DVPTD 6931-05
GE
INE U N
XL24163
BLOCK DIAGRAM
High Voltage Gen., Timing and Control
Vcc SDA SCL A1 5 6 7
Slave Address Register & Comparator Load Inc.
Control L ogic
128 x 128 MCmory e ore
8 RESET 2 A0 1 A2 3 Vss 4
128
RESET C ircuit
Word Address Counter
DY ecoder
ACK
Clock
D I/O
Data Register
D0040 ILL B01.2
ENDURANCE AND DATA RETENTION The XL24163 is designed for applications requiring up to 100,000 erase/write cycles and unlimited read cycles. It provides 100 years of secure data retention, with or without power applied, after the execution of 100,000 erase/write cycles. APPLICATIONS The XL24163 is ideal for applications requiring low voltage and low power consumption. This device provides microcontroller RESET control and can be manually resettable. This device also uses a cost effective, spacesaving, 8-pin plastic package, SOIC and PDIP. Typical applications include alarm devices, electronic locks, meters, keys, pagers and cellular phones. CHARACTERISTICS OF THE I2C BUS Input Data Protocol One data bit is transferred during each clock pulse. The data on the SDA line must remain stable during clock HIGH time, because changes on the data line while SCL is HIGH will be interpreted as start or stop condition (See Figure 2). START and STOP Conditions When both the data and clock lines are HIGH, the bus is said to be not busy. A HIGH-to-LOW transition on the data line, while the clock is HIGH, is defined as the "START" condition. A LOW-to-HIGH transition on the data line, while the clock is HIGH, is defined as the "STOP" condition (See Figure 3). DEVICE OPERATION The XL24163 is a 16,384-bit serial E2PROM. The device supports the I2 C bidirectional data transmission protocol. The protocol defines any device that sends data onto the bus as a "transmitter" and any device which receives data as a "receiver." The device controlling data transmission is called the "master" and the controlled device is called the "slave." In all cases, the XL24163 will be a "slave" device, since it never initiates any data transfers.
General Description The I2C bus was designed for two-way, two-line serial communication between different integrated circuits. The two lines are: a serial data line (SDA), and a serial clock line (SCL). The SDA line must be connected to a positive supply by a pull-up resistor, located somewhere on the bus (See Figure 1). Data transfer between devices may be initiated with a START condition only when SCL and SDA are HIGH (bus is not busy).
D0040 4/96 DVPTD 6931-05
2
GE
INE U N
DX ecoder
128
XL24163
Vcc
SDA SCL
T Master ransmitter/ R eceiver RSlave eceiver T Slave ransmitter/ R eceiver T Master ransmitter T Master ransmitter/ R eceiver
(24163)
(µC/ µP)
D0040 ILL F01.1
FIGURE 1. TYPICAL SYSTEM CONFIGURATION
SCL
Data must remain stable w ihile clock s HIGH.
Change o f data allowed
Data must remain stable w ihile clock s HIGH.
SDA In tHD:DAT tSU:DAT tHD:DAT
D0040 ILL F02.1
FIGURE 2. INPUT DATA PROTOCOL
SCL
START Condition STOP Condition
SDA In
D0040 ILL F03.1
FIGURE 3. START AND STOP CONDITIONS
3
D0040 4/96 DVPTD 6931-05
GE
INE U N
|
|
