Details, datasheet, quote on part number: ACT5260
CategoryMicroprocessors => 64 bit => RISC Based
DescriptionAct5260pc-p10-pod Fr4 Adapter
CompanyAeroflex Circuit Technology
DatasheetDownload ACT5260 datasheet
Find where to buy


Features, Applications

The Aeroflex ACT5260PC-P10-POD adapts a QED RM5260 MIPS microprocessor or R4700 processor's 179 pin PGA footprint. This product allows the evaluation of the latest MIPS IV 5XXX series performance in existing 4XXX series hardware. Some of the performance enhancements include:

Allows potentially higher pipeline clock rates due to it multiplication of the input clock or 8 compared to the 4XXX series method of multiplying the input clock by only 2, then dividing it down by 2,3,4 etc for output system clock. The a 3.3 volt device with 5 volt tolerant I/O's. It has a fully operational IEEE 1149.1 JTAG boundary scan interface. On-board supply de-coupling capacitors and PLL filter network.

ACT5260 FR4 Adapter eroflex Circuit Technology RISC TurboEngines For The Future 9/15/97 SCD5260PC REV A

The is a highly integrated superscalar microprocessor that implements a superset of the MIPS IV Instruction Set Architecture(ISA). It has a high performance 64-bit integer unit, a high throughput, fully pipelined 64-bit floating point unit, an operating system friendly memory management unit with a 48-entry fully associative TLB, a 16 KByte 2-way set associative instruction cache, a 16 KByte 2-way set associative data cache, and a high-performance 64-bit system interface. The ACT5260 can issue both an integer and a floating point instruction in the same cycle. The ACT5260 is ideally suited for high-end embedded control applications such as internetworking, high performance image manipulation, high speed printing, and 3-D visualization.

Like the R5000, the ACT5260 implements the MIPS IV Instruction Set Architecture, and is therefore fully upward compatible with applications that run on processors implementing the earlier generation MIPS I-III instruction sets. Additionally, the ACT5260 includes two implementation specific instructions not found in the baseline MIPS IV ISA but that are useful in the embedded market place. Described in detail in a later section, these instructions are integer multiply-accumulate and 3-operand integer multiply. The ACT5260 integer unit includes thirty-two general purpose 64-bit registers, a load/store architecture with single cycle ALU operations (add, sub, logical, shift) and an autonomous multiply/divide unit. Additional register resources include: the HI/LO result registers for the two-operand integer multiply/ divide operations, and the program counter(PC).

The ACT5260 offers a high-level of integration targeted at high-performance embedded applications. Some of the key elements of the ACT5260 are briefly described below.

The ACT5260 has thirty-two general purpose registers with register location 0 hard wired to zero. These registers are used for scalar integer operations and address calculation. The register file has two read ports and one write port and is fully bypassed to minimize operation latency in the pipeline.

The ACT5260 has an efficient asymmetric superscalar dispatch unit which allows it to issue an integer instruction and a floating-point computation instruction simultaneously. With respect to superscalar issue, integer instructions include alu, branch, load/store, and floating-point load/store, while floating-point computation instructions include floating-point add, subtract, combined multiply-add, converts, etc. In combination with its high throughput fully pipelined floating-point execution unit, the superscalar capability of the ACT5260 provides unparalleled price/performance in computationally intensive embedded applications.

The ACT5260 ALU consists of the integer adder/ subtractor, the logic unit, and the shifter. The adder performs address calculations in addition to arithmetic operations, the logic unit performs all logical and zero shift data moves, and the shifter performs shifts and store alignment operations. Each of these units is optimized to perform all operations in a single processor cycle

Like all MIPS ISA processors, the ACT5260 CPU has a simple, clean user visible state consisting of 32 general purpose registers, two special purpose registers for integer multiplication and division, a program counter, and no condition code bits. For Detail Information regarding the operation of the Quantum Effect Design (QED) RISCMarkTM RM5260TM, 64-Bit Superscalar Microprocessor see the QED datasheet.

For integer operations, loads, stores, and other non-floating-point operations, the ACT5260 uses the simple 5-stage pipeline also found in the circuits R4600, R4700, and R5000. In addition to this standard pipeline, the ACT5260 uses an extended seven stage pipeline for floating-point operations. Like the R5000, the ACT5260 does virtual to physical translation in parallel with cache access.

Although the device has PC 179 pin PGA compatible footprint, it is not a drop-in replacement since the RM5260 has a different clocking scheme. The RM5260 does not generate the system clocks the same as the R4400, R4600 and R4700. Instead, the system clock is an input, which is multiplied up to the pipeline rate. On the adapter, the Tclock and Rclock pins are floating; not connected to anything. SYNCout and IOout are connected to ground to commit possible unconnected CMOS inputs to a level. Depending on the system configuration, accommodating the clocking difference can be as simple as a few re-routing jumpers or generating divisors of the original MasterClock and the addition of some phase-skewing buffers to emulate the Rclock and Tclock system clocks. In addition, the boot time mode bit serial stream needs to be scrutinized before plugging a RM5260 into or R4400 socket. The R4700 is closest to the RM5260 whereas the R4400 is quite different. Figure is an example of what had to be done to an Algorithmics P4000i (IDT79S460) Single Board Computer which was originally configured for an R4700 with a 50 MHz input clock (100 MHz pipeline) and a divide by 2 output clock (50 MHz bus rate). With three wire jumpers, the ACT5260PC-P10-POD was up and running with no changes to the boot and monitor PROM or any recompilation of application programs. In this case, the R4700's modebit stream happened to be compatible, where a board jumper used to change the output clocks (Tclock and Rclock) from divide 2 to divide by 3 had the effect of changing the Pclock multiplier from to 3, upping the pipeline rate to 150 Mhz without changing the board oscillator.


Related products with the same datasheet
Some Part number from the same manufacture Aeroflex Circuit Technology
ACT5260PC-P10 Fr4 Adapter
ACT5260PC-P10-POD Act5260pc-p10-pod Fr4 Adapter
ACT5261 Act 5261 64-bit Superscaler Microprocessor
ACT5270 Act5270 64-bit Superscaler Microprocessor
ACT5271 Act5271 64-bit Superscaler Microprocessor
ACT7000SC Act 7000sc 64-bit Superscaler Microprocessor
ACT7005 Act7005/7006 Single Package Solution Dual Transceiver, Protocol, Subsystem
ACT8501 Act8501 Radiation Hardened & Esd Protected 64-channel Analog Multiplexer Module
ACT8502 Act8502 Radiation Hardened & Esd Protected 48-channel Analog Multiplexer Module
ACT8503 Act8503 Radiation Hardened & Esd Protected 48-channel Analog Multiplexer Module
ACT8504 Act8504 Radiation Hardened & Esd Protected 64-channel Analog Multiplexer Module With Mux Output Monitor Function
ACT8505 Act8505 Radiation Hardened 64-channel Analog Multiplexer Module With Mux Output Monitor Function
ACT8600 Act8600 - Rad Hard Dual Adjustable Positive & Negative Voltage Regulator
ACT8601 Radiation Hardened 50 Watt Power Supply Module
0-C     D-L     M-R     S-Z