Details, datasheet, quote on part number: AK61584
PartAK61584
CategoryCommunication
DescriptionDual Low Power T1/e1 Line Interface
CompanyAKM Semiconductor, Inc.
DatasheetDownload AK61584 datasheet
Quote
Find where to buy
 
  

 

Features, Applications

Provides Dual Analog PCM Line Interface for short-haul,T1 and E1 applications - Low Power Consumption 3.3Volt operation Small Plastic Package LQFP(10*10* 1.4mm)

- Jitter Tolerance: Compliant with AT&T62411 TR-NWT-000499 Category I,II ITU-T G.823 Transmitter Pulse Shape: Compliant with AT&T62411,CB119, TR-NWT-000499, ITU-T G.703 - Jitter Transfer: AT&T62411, ITU-T G.736 - Operating mode fully software configurable. No external quartz crystal is required. Support of JTAG boundary scan

The is a universal line interface for T1/E1 applications, designed for high-volume cards where low power, high density and universal operation is required. One board design can support all T1/E1 modes. The is a low-power CMOS device available in 3.3 Volt.


Note) In host mode, this pin must be tied to GND.

This document contains information for a new product. AKM reserves the right to modify this product without notice.

Table of Contents Block Diagram................................................................................ 1 Specifications Absolute Maximum Ratings............................................ 3 Recommended Operating Conditions.............................. 3 Digital Characteristics..................................................... 4 Analog Specifications Receiver.............................................................. 4 Jitter Attenuator.................................................. 4 Transmitter......................................................... 5 Switching Characteristics T1 Clock/Data.................................................... 6 E1 Clock/Data.................................................... 6 Serial Port........................................................... 8 JTAG.................................................................. 9 General Description Overview........................................................................10 Operating Options..........................................................11 Overview Transmitter.....................................................................13 Receiver.........................................................................15 Jitter Attenuator..............................................................16 Coder Mode...................................................................17 Reference Clock.............................................................17 Loopbacks......................................................................17 Power Down..................................................................17 Reset..............................................................................18 Power-On Control...........................................................................18 Registers........................................................................21 Host-Mode Register Access...........................................23 Arbitrary Waveform Generation.....................................24 Power Supply.................................................................24 JTAG Boundary Scan.....................................................24 Pin Description..............................................................................32

Parameter Symbol Min Max 1) 6.0 Input Voltage Any Pin Vin RGND-0.3 (RV+)+0.3 Input Current Any Pin (Note 2) Iin -10 10 Ambient Operating Temperature -40 85 Storage Temperature Tstg -65 150 WARNING:Operations at or beyond these limits may result in permanent damage to the device.

Parameter Symbol DC Supply(TV+1,TV+2,RV+1,RV+2,AV+,DV+) (Note 3) Ambient Operating Temperature TA Power Consumption T1 (Notes 4 and 5) PC (Each Channel) T1 (Notes 4 and 6) E1,75ohm (Notes 4 and 5) E1,120ohm (Notes 4 and 5) REFCLK Frequency 1XCLK=1 1XCLK=0 Min 2.048100ppm 16.384100ppm Typ Max 16.384+ 100ppm Units C MW MHz

RGND2,DGND1,DGND2,DGND3 should be connected together. 4. Power consumption while driving line load over operating temperature range. lncludes IC and load. Digital input levels are within 10% of the supply rails and digital outputs are driving 50 pF capacitive load. 5. Assumes 100% ones density and maximum line length 3.465V. 6. Assumes 50% ones density and 300ft. line length at 3.3V.


 

Some Part number from the same manufacture AKM Semiconductor, Inc.
AK6416AM CMOS EePROM
AK6420A-1 2k / 4k / 8kbit Serial CMOS EePROM
AK6420AF CMOS EePROM
AK6420AF/M
AK6420AM CMOS EePROM
AK6420B 2k / 4k / 8kbit Serial CMOS EePROM
AK6420BH CMOS EePROM
AK6440AF
AK6440AF/M
AK6440AM CMOS EePROM
AK6440B 2k / 4k / 8kbit Serial CMOS EePROM
AK6440BH/L
AK6480AF CMOS EePROM
AK6480AF/M
AK6480AM CMOS EePROM
AK6480B 2k / 4k / 8kbit Serial CMOS EePROM
AK6480BH/L
AK6510CM/L
AK7712A
AK7714 20-bit Audio Codec With DSP And Delay RAM
AK7714VT
Same catergory

485OP : Rs-422/485 Optically ISOlated Repeater. The 485OP can be used to optically isolate one piece of RS-485 equipment from the rest an RS-485 system, or one local group of RS-485 equipment from another. It can also be used an RS-485 repeater to expand an existing RS-485 system to greater than the 32 node limitation in the RS-485 Standard. A typical setup using the an RS-485 repeater is shown in Figure.

78Q8392L : ATM PHY Layer. 10/100 Ethernet PHYS.

AD73311ARS : Low Cost, Low Power CMOS General Purpose Analog Front End. 16-Bit A/D Converter 16-Bit D/A Converter Programmable Input/Output Sample Rates 75 dB ADC SNR 70 dB DAC SNR 64 kS/s Maximum Sample Rate 90 dB Crosstalk Low Group Delay (25 s Typ per ADC Channel, 50 s Typ per DAC Channel) Programmable Input/Output Gain Flexible Serial Port which Allows to 8 Devices to Be Connected in Cascade Single +5.5 V) Supply Operation.

ADV601LC : Ultra Low Cost Video Codec.

AMT128502A : Msm-tia 1.25 Gb/s Gigagbit Ethernet / Fibre Channel. 1.25 Gb/s Differential Output TIA 5V Operation Automatic Gain Control 850nm Photodetector with 100 mm Active Area Integrated MSM detector & TIA TO-46 Ultra Flat Window APPLICATIONS The ANADIGICS a 5V monolithically integrated Metal-Semiconductor-Metal (MSM) photodetector and transimpedance amplifier (TIA) used to convert an 850nm input optical signal.

CDC2509 : 3.3v Phase-lock Loop Clock Driver. Phase-Lock Loop Clock Distribution for Synchronous DRAM Applications Distributes One Clock Input to One Bank of Five and One Bank of Four Outputs Separate Output Enable for Each Output Bank External Feedback (FBIN) Pin Is Used to Synchronize the Outputs to the Clock Input On-Chip Series Damping Resistors No External RC Network Required Operates at 3.3-V.

FX631 : Low-voltage SPM Detector. Detects 12kHz and 16kHz SPM Frequencies Lo wP ower (3.0 VoltMIN <1.0mA) Low Po Operation High Speec hband Rejection Speechband Pr oper ties Proper operties Tone-Follo wer and P ac ket Mode one-Follower Pac acket Outputs Applications Comple x and/or Simple Complex Telephone Systems Call-Char ge/-Log ging Call-Charg e/-Logging Systems PERIOD MEASURE.

HFBR-0535 : . x 9 Fiber Optic Transceivers for Fibre Channel Technical Data HFBR-53D3 is Compliant with ANSI X3.297-1996 Fibre Channel Physical Interface FC-PH-2 Revision 7.4 Proposed s for 100-M5-SN-I and 100-M6-SN-I signal interfaces HFCT-53D3 is Compliant with ANSI 100-SM-LC-L Revision 2 enhancement to ANSI X3.297-1996 FC-PH-2 Revision 7.4 Industry Standard Mezzanine.

HFBR-5208AEM : 622 Mbit/s MMF (500m) 1x9 Transceiver For SONET/SDH, Atm (OC-12): Ext Temp, Ext Shield, Metalized.

IMP68C681 : DUART: Phillilps Compatible. The Epic Ei88C681/Ei68C681 DUART Dual Universal Asynchronous Receiver and Transmitter is a data communication device that provides two fully independent full duplex asynchronous communication channels in a single package. The DUART is designed for use in microprocessor based systems and may be used in a polled or interrupt driven environment. Two basic.

PEB2256 : E1/t1/j1 Framer And Line Interface Component For Long And Short Haul Applications.

SLE55R01 : Security & Chip Card Ics.

SNC102 : One Channel Direct Drive Speech Controller.

ST16C554 : Quad Uart With 16-Byte Fifos. The is a universal asynchronous receiver and transmitter (UART) with a dual foot print interface. The is an enhanced UART with 16 byte FIFOs, receive trigger levels and data rates to 1.5Mbps. Onboard status registers provide the user with error indications and operational status, modem interface control. System interrupts may be tailored to meet user.

TDA8043 : TDA8043; Satellite Demodulator And Decoder (SDD). Product Supersedes data of 1997 Nov 07 File under Integrated Circuits, IC02 1998 Feb 13 One-chip Digital Video Broadcasting (DVB) compliant demodulator and concatenated Viterbi/Reed-Solomon decoder with de-interleaver and de-randomizer 3.3 V supply voltage (up 5 V allowed) Internal clock divider On-chip crystal oscillator QPSK/BPSK demodulator: Interpolator.

U2896B : . The is a monolithic integrated circuit manufactured using Atmel Wireless & Microcontrollers' advanced silicon bipolar UHF5S technology. The device integrates a mixer, an I/Q modulator, a phase-frequency detector (PFD) with two synchronous programmable dividers, and a charge pump. The U2896B is designed for cellular phones such GSM900, DCS1800, and PCS1900,.

W9143xN : 13-memory Tone/pulse Dialer W/save. W91430N SERIES 13-MEMORY TONE/PULSE DIALER WITH SAVE FUNCTION The W91430N series are Si-gate CMOS ICs that provide the necessary signals for either tone or pulse dialing. The W91430N series save memory and by 16 digit automatic dialing memory. DTMF/pulse switchable dialer Two by 32 digit redial and save memory Three by 16 digit one-touch direct memory.

XR16M780 : 1.62V To 3.63V High Performance UART With 32-Byte FIFO The XR16M780 (M780) is an enhanced Universal Asynchronous Receiver and Transmitter (UART) with 64 bytes of transmit and receive FIFOs, programmable transmit and receive FIFO trigger levels, automatic hardware and software flow control, and data rates of up to 16 Mbps at 3.3V, 12.5 Mbps at 2.5V.

 
0-C     D-L     M-R     S-Z