Details, datasheet, quote on part number: AK6420A-1
PartAK6420A-1
CategoryMemory => ROM => EEPROM
Description2k / 4k / 8kbit Serial CMOS EePROM
CompanyAKM Semiconductor, Inc.
DatasheetDownload AK6420A-1 datasheet
  

 

Features, Applications

Features

ADVANCED CMOS EEPROM TECHNOLOGY Wide Vcc (1.8V 5.5V) operation AK6420A 2048 bits: 16 organization AK6440A 4096 bits: 16 organization AK6480A 8192 bits: 16 organization ONE CHIP MICROCOMPUTER INTERFACE - Interface with one chip microcomputer's serial communication port directly LOW POWER CONSUMPTION - 0.75mA Max (Read operation) - 0.8A Max (Standby mode) HIGH RELIABILITY -Endurance -Data Retention : 100K cycles : 10 years

SPECIAL FEATURES - High speed operation ) - Automatic write cycle time-out with auto-ERASE - Automatic address increment (READ) - Ready/Busy status signal - Software and Hardware controlled write protection IDEAL FOR LOW DENSITY DATA STORAGE - Low cost, space saving, 8-pin package (SOP , SSOP)

General Description The a 2048/4096/8192bit, serial, read/write, non-volatile memory device fabricated using an advanced CMOS EEPROM technology. The AK6420A has 2048bits of memory organized into 128 registers of 16 bits each. The AK6440A has 4096bits of memory organized into 256 registers of 16 bits each. The AK6480A has 8192bits of memory organized into 512 registers of 16 bits each. The AK6420A/40A/80A can operate full function under wide operating voltage range from to 5.5V. The charge up circuit is integrated for high voltage generation that is used for write operation. The AK6420A/40A/80A can connect to the serial communication port of popular one chip microcomputer directly (3 line negative clock synchronous interface). At write operation, AK6420A/40A/80A takes in the write data from data input pin (DI) to a register synchronously with rising edge of input pulse of serial clock pin (SK). And at read operation, AK6420A/40A/80A takes out the read data from a register to data output pin (DO) synchronously with falling edge of SK. The AK6420A/40A/80A has 4 instructions such as READ, WRITE, WREN (write enable) and WRDS (write disable). Each instruction is organized by op-code block (8bits), address block (8bits) and data 2). When input level of SK pin is high level and input level of chip select (CS) pin is changed from high level to low level, AK6420A/40A/80A can receive the instructions. Special features of the AK6420A/40A/80A include : automatic write time-out with auto-ERASE, Ready/Busy status signal output and ultra-low standby power mode when deselected (CS=high). Software and Hardware controlled write protection The AK6420A/40A/80A has 2 (hardware and software) write protection functions. After power on or after execution of WRDS (write disable) instruction, execution of WRITE instruction will be disabled. This write protection condition continues until WREN instruction is executed or Vcc is removed from the part. Execution of READ instruction is independent of both WREN and WRDS instructions. Reset pin should be low level when WRITE instruction is executed. When the Reset pin is high level, the WRITE instruction is not executed. Ready/Busy status signal During the automatic write time-out period (BUSY status), the AK6420A/40A/80A can't accept the other instructions. The AK6420A/40A/80A has 2 functions to know the Busy status from exterior. The RDY/BUSY pin indicates the Busy status regardless of the CS pin status. The RDY/BUSY pin outputs the low level regardless of the CS pin status during Busy status. Except the above status, this pin outputs high level. Also the DO pin indicates the Busy status. When input level of SK pin is low level and input level of CS pin is changed from high level to low level, the is in the status output mode and the DO pin indicates the Ready/Busy status. The Ready/Busy status outputs on DO pin until CS pin is changed from low level to high level, or first bit ("1") of op-code of next instruction is given to the part. Except when the device is in the status output mode or outputs data, the DO pin is in the high impedance state. Type of Products Model AK6480AF AK6480AM

Package 8pin Plastic SOP 8pin Plastic SSOP 8pin Plastic SOP 8pin Plastic SSOP 8pin Plastic SOP 8pin Plastic SSOP


 

Some Part number from the same manufacture AKM Semiconductor, Inc.
AK6420AF CMOS EePROM
AK6420AF/M
AK6420AM CMOS EePROM
AK6420B 2k / 4k / 8kbit Serial CMOS EePROM
AK6420BH CMOS EePROM
AK6440AF
AK6440AF/M
AK6440AM CMOS EePROM
AK6440B 2k / 4k / 8kbit Serial CMOS EePROM
AK6440BH/L
AK6480AF CMOS EePROM
AK6480AF/M
AK6480AM CMOS EePROM
AK6480B 2k / 4k / 8kbit Serial CMOS EePROM
AK6480BH/L
AK6510CM/L
AK7712A
AK7714 20-bit Audio Codec With DSP And Delay RAM
AK7714VT
AK8810B
AK8811 Ntsc/pal Digital Video Encoder

AK4523VF :

AK4528 : Audio Codec

AKD4309B : Evaluation Board Rev.a For Ak4309b

AK4365VN : DAC with Built-in PLL & Hp-amp

AME8831BEEV330Y : 150ma Hi-psrr, Low-quiescent LDO with In-rush Current Control For USB Application

AKD4340 : 192khz Sampling 24bit ĥ DAC

AKD4382A-SB : 192khz Sampling 24bit ĥ DAC

AKD5366 : Digital Audio 24bit 48khz A/D Converter,

AKD4345-A : 24bit and 96khz DAC with DIT for Portable and home Audio Systems

Same catergory

AM28F256 : 256K. 256 Kilobit (32 K X 8-bit) CMOS 12.0 Volt, Bulk Erase Flash Memory.

AT27C512R : ->UV/EPROM. 512k (64kx8) OTP EPROM. Fast Read Access Time - 45 ns Low-Power CMOS Operation 100 A max. Standby 20 mA max. Active at 5 MHz JEDEC Standard Packages 28-Lead 600-mil PDIP 32-Lead PLCC 28-Lead TSOP and SOIC 10% Supply High-Reliability CMOS Technology 2,000V ESD Protection 200 mA Latchup Immunity RapidTM Programming Algorithm - 100 s/byte (typical) CMOS and TTL Compatible.

GM71V16163C : . The GM71V(S)16163C/CL is the new generation dynamic RAM organized x 16 bit. GM71V(S)16163C/CL has realized higher density, higher performance and various functions by utilizing advanced CMOS process technology. The GM71V(S)16163C/CL offers Extended Data out(EDO) Mode as a high speed access mode. Multplexed address inputs permit the to be packaged in standard.

HY5V62CF : 4 Banks X 512K X 32Bit Synchronous DRAM. The Hynix a 67,108,864-bit CMOS Synchronous DRAM, ideally suited for the memory applications which require wide data I/O and high bandwidth. HY5V62C is organized HY5V62C is offering fully synchronous operation referenced to a positive edge of the clock. All inputs and outputs are synchronized with the rising edge of the clock input. The data paths are internally.

IDT723644 : CMOS Syncbififo (tm) With Bus-matching 256x36x2; 512x36x2; 1,024x36x2.

K4F641611D : = K4F641611D 4M X 16bit CMOS Dynamic RAM With Fast Page Mode ;; Organization = 4Mx16 ;; Mode = Fast Page ;; Voltage(V) = 5 ;; Refresh = 4K/64ms ;; Speed(ns) = 50,60 ;; Package = TSOP2 ;; Power = C ;; Production Status = Eol ;; Comments = TTL.

LRS1806A : FLASH/SRAM Combinations (Stacked Chip. 64M ( X16) Dual Work Boot Block Flash & 16M ( X16) Scram.

M29W640DB70N1E : 64 Mbit 8mb x8 or 4mb X16, Boot Block 3v Supply Flash Memory. 64 Mbit 4Mb x16, Boot Block) 3V Supply Flash Memory SUMMARY s SUPPLY VOLTAGE VCC to 3.6V for Program, Erase, Read VPP =12 V for Fast Program (optional) ACCESS TIME: 90 ns PROGRAMMING TIME 10 s per Byte/Word typical Double Word Programming Option 135 MEMORY BLOCKS 1 Boot Block and 7 Parameter Blocks, 8 KBytes each (Top or Bottom Location) 127 Main.

M58LW128B150N1E : 128 Mbit 8mb X16 or 4mb X32, Uniform Block, Burst 3v Supply Flash Memories.

PDM31548 : 128kx16 CMOS 3.3v Static RAM. The is a high-performance CMOS static RAM organized x 16 bits. The PDM31548 low power dissipation using chip enable (CE) and has an output enable input (OE) for fast memory access. Byte access is supported by upper and lower byte controls. The PDM31548 operates from a single 3.3V power supply and all inputs and outputs are fully TTLcompatible. The PDM31548.

TC581BDC : 16 Mb. 16mb CMOS NAND EePROM: 2mx8.

VG37128162AT : Desc = 8Mx16 4B ;; Speed Grade = -5/-6 ;; (REFRESH) = Syn. (4K) ;; PACKAGEPIN-WIDTH, Type = 66 Pin 400mil Tsopii.

M36P0R9060E0 : 512 Mbit (x16, Multiple Bank, Multi-Level, Burst) Flash Memory 64 Mbit (Burst) PSRAM, 1.8V Supply, Multi-Chip Package Multi-chip package 1 die of 512 Mbit (32Mb x 16, Multiple Bank, Multi-Level, Burst) Flash memory 1 die of 64 Mbit (4Mb x16) PSRAM ■ Supply voltage VDDF = VCCP = VDDQ = 1.7 to 1.95V VPPF = 9V for fast program (12V tolerant).

GS72116AGP-10 : 128K X 16 STANDARD SRAM, 10 ns, PDSO44. s: Memory Category: SRAM Chip ; Density: 2097 kbits ; Number of Words: 128 k ; Bits per Word: 16 bits ; Package Type: TSOP, 0.400 INCH, ROHS COMPLIANT, TSOP2-44 ; Pins: 44 ; Logic Family: CMOS ; Supply Voltage: 3.3V ; Access Time: 10 ns ; Operating Temperature: 0 to 70 C (32 to 158 F).

GS816132BD-150IT : 512K X 32 CACHE SRAM, 7.5 ns, PBGA165. s: Memory Category: SRAM Chip ; Density: 16777 kbits ; Number of Words: 512 k ; Bits per Word: 32 bits ; Package Type: 13 X 15 MM, 1 MM PITCH, FPBGA-165 ; Pins: 165 ; Supply Voltage: 2.5V ; Access Time: 7.5 ns ; Operating Temperature: -40 to 85 C (-40 to 185 F).

UPD44008LLE-A12 : 512K X 8 STANDARD SRAM, 12 ns, PDSO36. s: Memory Category: SRAM Chip ; Density: 4194 kbits ; Number of Words: 512 k ; Bits per Word: 8 bits ; Package Type: SOJ, 0.400 INCH, PLASTIC, SOJ-36 ; Pins: 36 ; Logic Family: CMOS ; Supply Voltage: 3.3V ; Access Time: 12 ns ; Operating Temperature: 0 to 70 C (32 to 158 F).

W981204AH-75 : 32M X 4 SYNCHRONOUS DRAM, 5.4 ns, PDSO54. s: Memory Category: DRAM Chip ; Density: 134218 kbits ; Number of Words: 32000 k ; Bits per Word: 4 bits ; Package Type: TSOP, 0.400 INCH, 0.80 MM PITCH, TSOP2-54 ; Pins: 54 ; Supply Voltage: 3.3V ; Access Time: 5.4 ns ; Operating Temperature: 0 to 70 C (32 to 158 F).

71V3556S100BGG : 128K X 36 ZBT SRAM, 5 ns, PBGA119. s: Memory Category: SRAM Chip ; Density: 4719 kbits ; Number of Words: 128 k ; Bits per Word: 36 bits ; Package Type: BGA, 14 X 22 MM, ROHS COMPLIANT, PLASTIC, MS-028AA, BGA-119 ; Pins: 119 ; Logic Family: CMOS ; Supply Voltage: 3.3V ; Access Time: 5 ns ; Operating Temperature: 0 to 70 C (32 to 158 F).

 
0-C     D-L     M-R     S-Z