|Category||Analog & Mixed-Signal Processing|
|Company||AKM Semiconductor, Inc.|
|Datasheet||Download AK7712A datasheet
|Cross ref.||Similar parts: AD1953|
The is a DSP(Digital Signal Processor) with built-in high performance 20bit 2ch ADC and 4ch DAC, on purposeto control the sound field. It is possible to calculate 383 steps on 44.1kHz and 48kHz sampling respectively. In case of 32kHz sampling, it can caluculate to 511 steps. With a combination of this LSI and external memory for delay data,it can berealized easily to control the sound field such as Echo, Surround Presence Controller, and Key-control which are needed forsomething like Karaoke. Parametric Equalizing can be done without external memory.Features
[ DSP unit ] Word length: 24-bit (data RAM) Instruction cycle time: 54ns(maximum speed) Multiplier: 16 40-bit Divider: 16 16-bit Program RAM: × 32 bit External memory: DRAM,Pseudo-SRAM and SRAM can be connected (only use for delay data). Sampling frequency: 32kHz48kHz Automatic clear function of external RAM: 47msec after bringing RST high at fs=48kHz (include internal data RAM) Microcomputer interface: synchronized signal type 8-bit serial input 1 channel, synchronized signal type 24-bit serial output 1 channel Master clock: 512(511)/384(383)/256(255)fs The value inside ) is maximum calculation steps. 512fs mode is available when 32kHz sampling is chosen. Conversion of master/slave mode for LRCK and BCLK: When master mode is selected, the outputs of LRCK and BCLK depend on the set-up for input format. Serial input ports(2~4ch), and output : 16/20/24 bit words [ ADC unit 64 × Oversampling ADC: 2ch 92dB S/(N+D): 98dB DR, S/N: [ DAC unit 128 × Oversampling DAC: 4ch 86dB S/(N+D): 97dB DR, S/N: Digital HPF (fc=1Hz) [ Total ] Power supply: 100pin LQFP(0.5mm pitch) Package:
40-bit(fixed-point, 2 instruction cycle time) 16-bit(fixed-point, 17 instruction cycle time) 34-bit arithmetic operation 24-bit arithmetic logic operationShift: 1-,2-,3-,4-,6-,8-,15-bit right/left shift AK7712A has indirect shift function. (A shift using DBUS data can not use DBUS as multiplication input.)Register: × 4(ACC) [for ALU] × 8(TMP) [for DBUS connection]Double precision operation: 24-bit(data)×31-bit(coefficient), Internal MemoryProgram RAM: 384 word × 32-bitData RAM: 128 word × 24-bitCoefficient RAM: 256 word × 16-bitOffset RAM: 40 word × 16-bit (for external memory access)Microcomputer buffer: 16 word 16-bit 3) External Memory Access (SRAMPseudo-SRAMDRAM)Objective memory: 1 / SRAM 1 / Pseudo-SRAM 1 / DRAM (Half volume of 1M DRAM is used as 512k memory.)Treating bit length: (24-bit is available, but double time is needed for access.)The number of times to access: SRAM, 256k Pseudo-SRAM 384fs : DRAM, 1M Pseudo-SRAM (32 at one DRAM) : SRAM, 256k Pseudo-SRAM 256fs : DRAM, 1M Pseudo-SRAM (21 at one DRAM)Memory access time: less than 100nsecMaximum address length: 65535 sampling times (at 1M SRAM) 48kHz 4) Input/Output PortInput: 2ch analog input: 20-bit ADC, at BCLK=32fs) [when built-in ADC is connected.]...MSB first serial input 2ch digital input: MSB justified at BCLK=32fs) [when built-in ADC is isolated.]
2ch digital input: MSB justified 16-24-bit / LSB justified 16-24-bit 4ch analog output: 20-bit DAC, at BCLK=32fs) [when built-in ADC is connected.] 4ch digital output: MSB justified at BCLK=32fs) [when built-in ADC is isolated.]
...MSB first serial output 2ch digital output: MSB justified 16-24-bit/ LSB justified 16-bit 5) Cascade connection with this LSI is possible. 6) Interface to Microcomputer: synchronized 8-bit serial input / synchronized 24-bit serial output 7) Calculation Cycle: max 18.432MHz(54nsec) [at 5V] 8) Master/Slave conversion of LRCK BCLK is possible. 9) BCLK: 32fs/48fs/64fs (64fs only at master mode)AK7712A Block Diagram 1) ADC,DAC Inside Connection Mode (OPCL: L)
Note: Please use SDIN2,SDDA and SDDA2 with "L" or open. SDAD,SDOUT2 and SDOUT3 output "L".
|Related products with the same datasheet|
|Some Part number from the same manufacture AKM Semiconductor, Inc.|
|AK7714 20-bit Audio Codec With DSP And Delay RAM|
|AK8811 Ntsc/pal Digital Video Encoder|
|AK8811-12 - Ntsc/pal Digital Video Encoder|
|AK8850 Triple 10-bit ADC Video Decoder|
|AK9813A 12ch 8bit D/A Converter With EePROM|
|AK9822 2k / 4kbit EePROM With 2ch 8bit D/A Converter|
|AK9822M 2K/4Kbit EePROM With 2ch 8bit D/A Converter|
AD8531ART : Low Cost, 250 ma Output Single-supply Amplifiers. Single-Supply Operation: 2.7 Volts to 6 Volts High Output Current: 250 mA Low Supply Current: 750 A/Amplifier Wide Bandwidth: 3 MHz Slew Rate: s No Phase Reversal Low Input Currents Unity Gain Stable APPLICATIONS Multimedia Audio LCD Driver ASIC Input or Output Amplifier Headphone Driver The AD8531, AD8532 and AD8534 are single, dual and quad rail-to-rail.
AN6557 : Dual Low Noise, High Slew Rate Operational Amplifiers. Dual Low Noise, High Slew Rate Operational Amplifiers The AN6557, the AN6558, and the AN6558S are low noise, high slew rate dual operational amplifiers with phase compensation circuits built-in. They are suitable for application to various electronic circuits such as active filters and audio preamplifiers. Moreover, they are high output current type.
CH7202 : Mpeg to TV Encoder With 8-bit Input. Outputs NTSC, PAL (B,D,G,H,I) and PAL-M (NTSCJ or PAL-60 available as options) 8-bit YCrCb (4:2:2) input format Master or slave mode operation Triple 9-bit DAC for composite and S-video output 27 MHz DAC operating frequency eliminates the need for 1/sinc(x) correction filter Low-jitter phase-locked loop circuitry operates using a low-cost 14.31818 MHz crystal.
CM1232 : Power. CMOS Microprocessor Monitor Circuit.
HA2-5177883 : Ultra Low Offset Voltage Operational Amplifier. The is a monolithic, all bipolar, precision operational amplifier, utilizing Intersil Dielectric Isolation and advance processing techniques. This design a combination of precision input characteristics, wide gain bandwidth (2MHz) and high speed (0.5V/µs min) and is an improved version of the HA-5135/883. The HA-5177/883 uses advanced matching techniques.
ICS670M-01IT : Low Phase Noise Zero Delay Buffer And Multiplier. ICS670-01 Low Phase Noise Zero Delay Buffer and Multiplier The is a high speed, low phase noise Zero Delay Buffer (ZDB) which integrates ICS' proprietary analog/digital Phase Locked Loop (PLL) techniques. Part of ICS' ClockBlocksTM family, the zero delay feature means that the rising edge of the input clock aligns with the rising edges of the outputs,.
KA2425B : Speech Network With Dialer Interface. The KA2425A is telephone speech network integrated circuit which includes transmit amp, receive amp, side tone amp, DC loop interface function, DTMF input, voltage regulator for speech, a regulated output voltage for a dialer, and equalization circuit. Low voltage operation (1.5v : speech) Transmit, receive, side tone and DTMF level are controlled by external.
LPV321 : LPV321 - General Purpose, Low Voltage, Low Power, Rail-to-rail Output Operational Amplifiers, Package: SOT-23, Pin Nb=5.
MC10H115 : Quad Line Receiver. The is a quad differential amplifier designed for use in sensing differential signals over long lines. This 10H part is a functional/ pinout duplication of the standard MECL 10K family part, with 100% improvement in counting frequency and no increase in powersupply current. The base bias supply (VBB) is made available at Pin 9 to make the device useful.
MC14471P : Low-power Comparators Plus Alarm-driver Circuitry.
MC3356DW : Wideband FSK Receiver. The MC3356 includes Oscillator, Mixer, Limiting IF Amplifier, Quadrature Detector, Audio Buffer, Squelch, Meter Drive, Squelch Status output, and Data Shaper comparator. The MC3356 is designed for use in digital data communciations equipment. Data Rates to 500 kilobaud Excellent Sensitivity: 3 dB Limiting Sensitivity Excellent Sensitivity: 30 µVrms.
ML2004CP : Logarithmic Gain/attenuator. Low noise: 0 dBrnc max with +24dB gain Low harmonic distortion: -60dB max Gain range: to +24dB Resolution: 0.1dB steps Flat frequency response: ±0.05dB from.34 kHz ±0.10dB from.1-20 kHz Low supply current 4mA max from ±5V supplies TTL/CMOS compatible digital interface ML2003 has pin selectable serial or parallel interface; ML2004 serial interface only.
SAA7346 : SAA7346; Shock Absorbing RAM Addresser. Preliminary File under Integrated Circuits, IC01 July 1994 Absorbs shocks from x, y and z directions Absorbs rotational shocks Absorbs multiple shocks per second Interfaces directly to compact disc decoders SAA7345, SAA7347 and SAA7370 Multi-speed I2S-bus input with single-speed I2S-bus output Controls or 4 MBit of external Dynamic Random Access Memory.
SPM2001A : . Best suited for a driver stage of PHS transmitting amplifier. Power supply voltage : ±3V, high linearity. Plastic mold package CP6 applicable to surface mounting and automatic inserting. s Parameter Power Supply Voltage Gate Voltage Maximum Power Dissipation Junction Temperature Storage Temperature Symbol VDD PD Tj Tstg Ratings to +90 Unit V Parameter.
TC511402AJ-60 : 1,048,576 X 4 Bit Dynamic RAM.
TL064ACD : ti TL064A, Low-power JFET-input Operational Amplifier. Very Low Power Consumption Typical Supply Current. 200 µA (Per Amplifier) Wide Common-Mode and Differential Voltage Ranges Low Input Bias and Offset Currents Common-Mode Input Voltage Range Includes VCC+ Output Short-Circuit Protection High Input Impedance. JFET-Input Stage Internal Frequency Compensation Latch-Up-Free Operation High Slew Rate. 3.5 V/µs.
TLV2471AID : ti TLV2471A, Single Low-power Rail-to-rail Input/output op Amp. TLV2475, TLV247xA FAMILY 600-µA/Ch 2.8-MHz RAIL-TO-RAIL INPUT/OUTPUT HIGH-DRIVE OPERATIONAL AMPLIFIERS WITH SHUTDOWN CMOS Rail-To-Rail Input/Output Input Bias Current. 2.5 pA Low Supply Current. 600 µA/Channel Ultra-Low Power Shutdown Mode IDD(SHDN). 350 nA/ch 3 V IDD(SHDN). 1000 nA/ch 5 V Gain-Bandwidth Product. 2.8 MHz High Output Drive Capability.
V7039 : Power. Programmable Regulator With Crystal Oscillator For Accurate Power Surveillance And Software Monitoring.
ST2329 : 2-bit dual supply level translator without control pin. 2-bit dual supply level translator without control pin 100 Mbps (typ.) data rate when driven by a totem pole driver 4 Mbps (typ.) data rate when driven by a Open Drain pole driver Bidirectional level translation, without direction pin Wide VL voltage range to 3.6V Wide VCC voltage range to 5.5V Power down mode feature when either supply is off, all I/Os.
DS3514 : I˛C Gamma And VCOM Buffer With EEPROM The DS3514 is a programmable gamma and VCOM voltage generator that supports both real-time updating as well as multibyte storage of gamma/VCOM data in on-chip EEPROM memory. An independent 10-bit DAC, two 10-bit data registers, and four words of EEPROM memory are provided for each individually addressable gamma.