Digchip : Database on electronics components
Electronics components database



Details, datasheet, quote on part number: EPM7128SLC84-15
 
 
Part numberEPM7128SLC84-15
CategoryFPGAs/PLDs => FPGA (Field Programmable Gate Array)
DescriptionProgrammable Logic , 64 Macrocells, 4 Logic Array Blocks, 36 I/o Pins, 10ns
CompanyAltera Corporation
DatasheetDownload EPM7128SLC84-15 datasheet
Request For QuoteFind where to buy EPM7128SLC84-15
 


 
Specifications, Features, Applications

High-performance, EEPROM-based programmable logic devices (PLDs) based on second-generation MAX® architecture 5.0-V in-system programmability (ISP) through the built-in IEEE Std. 1149.1 Joint Test Action Group (JTAG) interface available in MAX 7000S devices ­ ISP circuitry compatible with IEEE Std. 1532 Includes 5.0-V MAX 7000 devices and 5.0-V ISP-based MAX 7000S devices Built-in JTAG boundary-scan test (BST) circuitry in MAX 7000S devices with 128 or more macrocells Complete EPLD family with logic densities ranging from to 5,000 usable gates (see Tables 1 and 2) 5-ns pin-to-pin logic delays with to 175.4-MHz counter frequencies (including interconnect) PCI-compliant devices available

For information on in-system programmable 3.3-V MAX or 2.5-V MAX 7000B devices, see the MAX 7000A Programmable Logic Device Family Data Sheet or the MAX 7000B Programmable Logic Device Family Data Sheet.

Usable gates Macrocells Logic array blocks Maximum user I/O pins tPD (ns) tSU (ns) tFSU (ns) tCO1 (ns) fCNT (MHz)

MAX 7000 Programmable Logic Device Family Data Sheet

Open-drain output option in MAX 7000S devices Programmable macrocell flipflops with individual clear, preset, clock, and clock enable controls Programmable power-saving mode for a reduction of over 50% in each macrocell Configurable expander product-term distribution, allowing to 32 product terms per macrocell to 208 pins available in plastic J-lead chip carrier (PLCC), ceramic pin-grid array (PGA), plastic quad flat pack (PQFP), power quad flat pack (RQFP), and 1.0-mm thin quad flat pack (TQFP) packages Programmable security bit for protection of proprietary designs or 5.0-V operation ­ MultiVoltTM I/O interface operation, allowing devices to interface with or 5.0-V devices (MultiVolt I/O operation is not available in 44-pin packages) ­ Pin compatible with low-voltage MAX 7000A and MAX 7000B devices Enhanced features available in MAX 7000E and MAX 7000S devices ­ Six pin- or logic-driven output enable signals ­ Two global clock signals with optional inversion ­ Enhanced interconnect resources for improved routability ­ Fast input setup times provided by a dedicated path from I/O pin to macrocell registers ­ Programmable output slew-rate control Software design support and automatic place-and-route provided by Altera's development system for Windows-based PCs and Sun SPARCstation, and HP 9000 Series 700/800 workstations

Additional design entry and simulation support provided by EDIF 2 0 and 3 0 netlist files, library of parameterized modules (LPM), Verilog HDL, VHDL, and other interfaces to popular EDA tools from manufacturers such as Cadence, Exemplar Logic, Mentor Graphics, OrCAD, Synopsys, and VeriBest Programming support ­ Altera's Master Programming Unit (MPU) and programming hardware from third-party manufacturers program all MAX 7000 devices ­ The BitBlasterTM serial download cable, ByteBlasterMVTM parallel port download cable, and MasterBlasterTM serial/universal serial bus (USB) download cable program MAX 7000S devices

The MAX 7000 family of high-density, high-performance PLDs is based on Altera's second-generation MAX architecture. Fabricated with advanced CMOS technology, the EEPROM-based MAX 7000 family provides to 5,000 usable gates, ISP, pin-to-pin delays as fast as 5 ns, and counter speeds to 175.4 MHz. MAX 7000S devices in the -6, -7, and -10 speed grades as well as MAX 7000 and MAX 7000E devices -7, -10P, and -12P speed grades comply with the PCI Special Interest Group (PCI SIG) PCI Local Bus Specification, Revision 2.2. See Table 3 for available speed grades.




Related products with the same datasheet
EPM7064LC44-12   EPM7064LC44-15   EPM7064LC44-7   EPM7064LC68-10   EPM7064LC68-12   EPM7064LC68-15  
EPM7064LC68-7   EPM7064LC84-10   EPM7064LC84-12   EPM7064LC84-15   EPM7064LC84-7   EPM7064LI44-15  


Some Part number from the same manufacture Altera Corporation
EPM7128SLC84-6 Programmable Logic , 64 Macrocells, 4 Logic Array Blocks, 36 I/o Pins, 10ns
EPM7128SV-10 Max 7000 Programmable Logic Device Family (1250 Gates)
EPM7160ELC84-10 Programmable Logic , 64 Macrocells, 4 Logic Array Blocks, 36 I/o Pins, 10ns
EPM7160S Max 7000 Programmable Logic Device Family (1250 Gates)
EPM7160SLC84-10 Programmable Logic , 64 Macrocells, 4 Logic Array Blocks, 36 I/o Pins, 10ns
EPM7192E Max 7000 Programmable Logic Device Family (1250 Gates)
EPM7192EGC160-12 Programmable Logic , 64 Macrocells, 4 Logic Array Blocks, 36 I/o Pins, 10ns
EPM7192S Max 7000 Programmable Logic Device Family (1250 Gates)
EPM7192SQC160-10 Programmable Logic , 64 Macrocells, 4 Logic Array Blocks, 36 I/o Pins, 10ns