Details, datasheet, quote on part number: A43L2616
CategoryMemory => DRAM
DescriptionDRAM Sdram Sgram 64Mb X16
CompanyAMIC Technology Corporation
DatasheetDownload A43L2616 datasheet
Find where to buy


Features, Applications

JEDEC standard 3.3V power supply LVTTL compatible with multiplexed address Four banks / Pulse RAS MRS cycle with address key programs - CAS Latency (2,3) - Burst Length (1,2,4,8 & full page) - Burst Type (Sequential & Interleave) n All inputs are sampled at the positive going edge of the system clock n Clock Frequency: CL=3 n Burst Read Single-bit Write operation n DQM for masking n Auto & self refresh n 64ms refresh period (4K cycle) n 54 Pin TSOP (II)

The is 67,108,864 bits synchronous high data rate Dynamic RAM organized X 1,048,576 words by 16 bits, fabricated with AMIC's high performance CMOS technology. Synchronous design allows precise cycle control with the use of system clock. I/O transactions are possible on every clock cycle. Range of operating frequencies, programmable latencies allows the same device to be useful for a variety of high bandwidth, high performance memory system applications.

Symbol CLK CS Name System Clock Chip Select Description Active on the positive going edge to sample all inputs. Disables or Enables device operation by masking or enabling all inputs except CLK, CKE and L(U)DQM Masks system clock to freeze operation from the next clock cycle. CKE Clock Enable CKE should be enabled at least one clock + tss prior to new command. Disable input buffers for power down in standby. Row / Column addresses are multiplexed on the same pins. A0~A11 Address Row address : RA0~RA11, Column address: CA0~CA7 Selects bank to be activated during row address latch time. BS0, BS1 Bank Select Address Selects band for read/write during column address latch time. Row Address Strobe Latches row addresses on the positive going edge of the CLK with RAS low. Enables row access & precharge. Column Address Strobe Write Enable Data Input/Output Mask Data Input/Output Power Supply/Ground Data Output Power/Ground No Connection Latches column addresses on the positive going edge of the CLK with CAS low. Enables column access. Enables write operation and Row precharge. Makes data output Hi-Z, t SHZ after the clock and masks the output. Blocks data input when L(U)DQM active. Data inputs/outputs are multiplexed on the same pins. Power Supply: +3.3V0.3V/Ground Provide isolated Power/Ground to DQs for improved noise immunity.


Related products with the same datasheet
Some Part number from the same manufacture AMIC Technology Corporation
A43L2616-PH DRAM Sdram Sgram 64Mb X16
A43L8316 DRAM Sdram Sgram 4Mb X16
A45L9332A DRAM Sdram Sgram 16Mb X32
A46L1632E DRAM Sdram Sgram 64Mb X32
A615308 SRAM High Speed Asynchronous 0.25Mb x8
A616316 64k X 16 Bit High Speed CMOS SRAM
A617308 SRAM High Speed Asynchronous 1Mb x8
A6173081 128k X 8 Bit High Speed CMOS SRAM
A6173081S-12 SRAM High Speed Asynchronous 1Mb x8
A61L6316 SRAM High Speed Asynchronous 1Mb X16
A61L73081 128k X 8 Bit High Speed CMOS SRAM
A623308M-70S 70ns; Operating Current:35mA; Standby Current:10mA 8K X 8bit CMOS SRAM
A625308A SRAM Low Power & Low Voltage 0.25Mb x8
A627308 SRAM Low Power & Low Voltage 1Mb x8

A290011T-70 : Flash 1Mb x8

A43L0616A : DRAM Sdram Sgram 16Mb X16

A62S6308G-10S : SRAM SRAM Low Power & Low Voltage 0.5Mb x8

LP62S1024BX-70LLTF : SRAM 1 Mb, 128K X 8,

A67P0636E-2.6 : 2M X 18, 1M X 36 LVTTL, Pipelined ZeBLTM SRAM The AMIC Zero Bus Latency (ZeBLTM) SRAM family employs high-speed, low-power CMOS designs using an advanced CMOS process. The A67P1618, A67P0636 SRAMs integrate a 2M X 18, 1M X 36 SRAM core with advanced synchronous peripheral circuitry and a 2-bit

A29L008AUV-70 : 1M X 8 Bit CMOS 3.0 Volt-only, Boot Sector Flash Memory

A29L400ATM-90UF : 512K X 8 Bit / 256K X 16 Bit CMOS 3.0 Volt-only, Boot Sector Flash Memory

A276308L-90 : 64K X 8 OTP CMOS Eprom

A82DL1622UG-70U : Stacked Multi-chip Package (mcp) Flash Memory and Sram, A82dl16x4t(u) 16 Megabit (2mx8 Bit/1simultaneous Operation Flash Memory and 4M (256kx16 Bit) S

A82DL3244UG-70IF : Stacked Multi-chip Package (mcp) Flash Memory and Sram, A82dl32x4t(u) 32 Megabit (4mx8 Bit/2mx16 Bit) CMOS 3.3 Volt-only, Simultaneous Operation Flash

A63P83361E-6.5F : 256K X 36 Bit Synchronous High Speed SRAM with Burst Counter and Pipelined Data Output

Same catergory

HY628100B : 128Kx8bit CMOS SRAM. Revision 10 11 History Initial Revision History Insert Marking Information Add Revised - E.T (-25~85C), I.T (-40~85C) Part Insert - AC Test Condition Add : 5pF Test Load Changed Logo - HYUNDAI hynix - Marking Information Change Draft Date Jul.14.2000 Dec.04.2000 Remark Final This document is a general product and is subject to change without notice.

ID245E01 : 4mb Flash Memory Card.

IDT7207 : CMOS Asynchronous Fifo 32,768 X 9. x 9 storage capacity High-speed: 15ns access time Low power consumption Active: 660mW (max.) Power-down: 44mW (max.) Asynchronous and simultaneous read and write Fully expandable in both word depth and width Pin and functionally compatible with IDT720x family Status Flags: Empty, Half-Full, Full Retransmit capability High-performance CMOS technology.

IS61SF25632D : 256Kx32 Synchronous Flow-through Static RAM. Internal self-timed write cycle Individual Byte Write Control and Global Write Clock controlled, registered address, data and control PentiumTM or linear burst sequence control using MODE input Three chip enable option for simple depth expansion and address pipelining Common data inputs and data outputs JEDEC 100-Pin TQFP and 119-pin PBGA package Single.

K7N803201B : NtRAM(FT & PP). = K7N803201B 256Kx32 Pipelined NtRAM™ ;; Organization = 256Kx32 ;; Operating Mode = SPB ;; VDD(V) = 3.3 ;; Access Time-tCD(ns) = 3.5,3.8,4.2 ;; Speed-tcyc (MHz) = 167,133 ;; I/o Voltage(V) = 3.3,2.5 ;; Package = 100TQFP ;; Production Status = Mass Production ;; Comments = -.

K9F2816Q0C : 128M bit. = K9F2816Q0C 8M X 16 Bit NAND Flash Memory ;; Organization = 8Mx16 ;; Operating Voltage(V) = 1.7~1.95 ;; Temperature = C,i ;; Speed(ns) = 50 ;; Package = 63TBGA ;; Production Status = Mass Production(by Jun.'04) ;; Comments = 0.12um.

KMM366S1723BTS : Unbuffered DIMM. = KMM366S1723BTS 16Mx64 Sdram Dimm Based on 16Mx8, 4Banks, 4K Refresh, 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 128 ;; Organization = 16Mx64 ;; Bank/ Interface = 4B/LVTTL ;; Refresh = 4K/64ms ;; Speed = 75,80,1H,1L ;; #of Pin = 168 ;; Power = C ;; Component Composition = (16Mx8)x18+EEPROM ;; Production Status = Eol ;; Comments.


MSM51V16800B : DRAMs and ASMs. 2M X 8 DRAM Fpm, 3V. Semiconductor 8-Bit DYNAMIC RAM : FAST PAGE MODE TYPE The 8-bit dynamic RAM fabricated in Oki's silicon-gate CMOS technology. The MSM51V16800B/BSL achieves high integration, high-speed operation, and low-power consumption because Oki manufactures the device in a quadruple-layer polysilicon/ double-layer metal CMOS process. The MSM51V16800B/BSL.

TM4EP72BPN : EDO. 4,194,304 BY 64-bit Edo DRAM Module (dimm). Organization TM4EP64xxN-xx. Bits TM4EP72xxN-xx. Bits Single 3.3-V Power Supply (10% Tolerance) JEDEC 168-Pin Dual-In-Line Memory Module (DIMM) Without Buffer for Use With Socket TM4EP64xxN-xx Utilizes Sixteen 16M-Bit High-Speed 4-Bit) Dynamic RAMs TM4EP72xxN-xx Utilizes Eighteen 16M-Bit High-Speed 4-Bit) Dynamic RAMs High-Speed, Low-Noise LVTTL.

HY27UH08AG5BTC : 2G X 8 FLASH 3.3V PROM, PDSO48. s: Memory Category: Flash, PROM ; Density: 17179869 kbits ; Number of Words: 2000000 k ; Bits per Word: 8 bits ; Package Type: TSOP, 12 X 20 MM, PLASTIC, TSOP1-48 ; Pins: 48 ; Logic Family: CMOS ; Supply Voltage: 3.3V ; Operating Temperature: 0 to 70 C (32 to 158 F).

HY5V56DLF-8 : 16M X 16 SYNCHRONOUS DRAM, 6 ns, PBGA54. s: Memory Category: DRAM Chip ; Density: 268435 kbits ; Number of Words: 16000 k ; Bits per Word: 16 bits ; Package Type: 13.50 X 8 MM, 0.80 MM PITCH, FBGA-54 ; Pins: 54 ; Logic Family: CMOS ; Supply Voltage: 3.3V ; Access Time: 6 ns ; Operating Temperature: 0 to 70 C (32 to 158 F).

M378B1G73AH0 : DDR DRAM. s: Memory Category: DRAM Chip. SAMSUNG ELECTRONICS RESERVES THE RIGHT TO CHANGE PRODUCTS, INFORMATION AND S WITHOUT NOTICE. Products and s discussed herein are for reference purposes only. All information discussed herein is provided on an "AS IS" basis, without warranties of any kind. This document and all information discussed herein remain the sole and exclusive property of Samsung.

PDM31256SA10SO : 32K X 8 STANDARD SRAM, 10 ns, PDSO28. s: Memory Category: SRAM Chip ; Density: 262 kbits ; Number of Words: 32 k ; Bits per Word: 8 bits ; Package Type: SOJ, 0.300 INCH, PLASTIC, SOJ-28 ; Pins: 28 ; Logic Family: CMOS ; Supply Voltage: 3.3V ; Access Time: 10 ns ; Operating Temperature: 0 to 70 C (32 to 158 F).

0-C     D-L     M-R     S-Z