Details, datasheet, quote on part number: A67L73321
PartA67L73321
CategoryMemory => SRAM
Description256k X 16/18, 128k X 32/36 Lvttl, Flow-through Dba SRAM
CompanyAMIC Technology Corporation
DatasheetDownload A67L73321 datasheet
Quote
Find where to buy
 
  

 

Features, Applications
Document Title X 32/36 LVTTL, Flow-through DBATM SRAM Revision History

Initial issue Change fast access time from 10/11/12 ns Change set-up time from 2.5 ns Fix pin assignment error for pin 14 and pin 16

Features

n Fast access time: 90, 83 MHz) n Direct Bus Alternation between READ and WRITE cycles allows 100% bus utilization n Signal 5% power supply n Individual Byte Write control capability n Clock enable ( CEN ) pin to enable clock and suspend operations n Clock-controlled and registered address, data and control signals n Registered output for pipelined applications n Three separate chip enables allow wide range of options for CE control, address pipelining n Internally self-timed write cycle n Selectable BURST mode (Linear or Interleaved) n SLEEP mode (ZZ pin) provided n Available in 100 pin LQFP package

The AMIC Direct Bus AlternationTM (DBATM) SRAM family employs high-speed, low-power CMOS designs using an advanced CMOS process. The A67L73321, A67L73361 SRAMs integrate X 36 SRAM core with advanced synchronous peripheral circuitry and a 2-bit burst counter. These SRAMs are optimized for 100 percent bus utilization without the insertion of any wait cycles during WriteRead alternation. The positive edge triggered single clock input (CLK) controls all synchronous inputs passing through the registers. The synchronous inputs include all address, all data inputs, active low chip enable ( CE two additional chip enables for easy depth expansion (CE2, CE2 cycle start input (ADV/LD synchronous clock enable ( CEN byte write enables BW4 ) and read/write (R/ W Asynchronous inputs include the output enable ( OE clock (CLK), SLEEP mode (ZZ, tied LOW if unused) and burst mode (MODE). Burst Mode can provide either interleaved or linear operation, burst operation can be initiated by synchronous address Advance/Load (ADV/LD ) pin in Low state. Subsequent burst address can be internally generated by the chip and controlled by the same input pin ADV/LD in High state. Write cycles are internally self-time and synchronous with the rising edge of the clock input and when W is Low. The feature simplified the write interface. Individual Byte enables allow individual bytes to be written. BW1 controls I/Oa pins; BW2 controls I/Ob pins; BW3 controls I/Oc pins; and BW4 controls I/Od pins. Cycle types can only be defined when an address is loaded, i.e., when ADV/LD is LOW. Parity/ECC bits are only available on the X18/36 version. The SRAM operates from a +3.3V power supply, and all inputs and outputs are LVTTL-compatible. The device is ideally suited for high bandwidth utilization systems.


I/Oc0 /NC I/Oc1 I/Oc2 VCCQ VSSQ I/Oc5 I/Oc6 VSSQ VCCQ I/Oc7 I/Oc8 VSS VCC VSS I/Od 0 I/Od 1 VCCQ VSSQ I/Od 2 I/Od 3 I/Od 4 I/Od 5 VSSQ VCCQ I/Od6 I/Od7 I/Od 8/NC

NC VCCQ VSSQ I/Ob0 I/Ob1 VSSQ VCCQ I/Ob 2 I/Ob3 VSS VCC VSS I/Ob 4 I/Ob 5 VCCQ VSSQ I/Ob8/NC NC VSSQ VCCQ NC

A17 NC VCCQ VSSQ NC I/Oa 8 /NC I/Oa 7 I/Oa 6 VSSQ VCCQ I/Oa 5 I/Oa 4 VSS VCC ZZ I/Oa 3 I/Oa 2 VCCQ VSSQ I/Oa 1 I/Oa 0 NC VSSQ VCCQ NC

I/Ob8 /NC I/Ob7 I/Ob6 VCCQ VSSQ I/Ob3 I/Ob2 VSSQ VCCQ I/Ob1 I/Ob0 VSS VCC I/Oa8 I/Oa7 VCCQ VSSQ I/Oa4 I/Oa3 VSSQ VCCQ I/Oa0/ NC



 

Related products with the same datasheet
A67L73321E-10
A67L73321E-11
A67L73321E-12
Some Part number from the same manufacture AMIC Technology Corporation
A67L73321E-10 256k X 16/18, 128k X 32/36 Lvttl, Flow-through Dba SRAM
A67L7332E-4 Cycle Time:7ns; Access Time:4ns; 128K X 32 Lvttl, Pipelined Dba SRAM
A67L7332E-4.2 Cycle Time:7ns; Access Time:4.2ns; 128K X 32 Lvttl, Pipelined Dba SRAM
A67L7332E-4.5 Cycle Time:7ns; Access Time:4.5ns; 128K X 32 Lvttl, Pipelined Dba SRAM
A67L7332E-45 256k X 16/18, 128k X 32/36 Lvttl, Pipelined Dba SRAM
A67L7336 SRAM High Speed Synchronous 4Mb X32
A67L73361 256k X 16/18, 128k X 32/36 Lvttl, Flow-through Dba SRAM
A67L73361E-10 SRAM High Speed Synchronous 4Mb X32
A67L7336E-45 256k X 16/18, 128k X 32/36 Lvttl, Flow-through Dba SRAM
A67L7336E-5 SRAM High Speed Synchronous 4Mb X32
A67L8316 SRAM High Speed Synchronous 4Mb X16
A67L83161 256k X 16/18, 128k X 32/36 Lvttl, Flow-through Dba SRAM
A67L83161E-10 SRAM High Speed Synchronous 4Mb X16
A67L8316E-45 256k X 16/18, 128k X 32/36 Lvttl, Pipelined Dba SRAM
A67L8316E-5 SRAM High Speed Synchronous 4Mb X16
A67L83181 256k X 16/18, 128k X 32/36 Lvttl, Flow-through Dba SRAM
A67L8318E-4 SRAM High Speed Synchronous 4Mb X16
A67L8318E-45 256k X 16/18, 128k X 32/36 Lvttl, Flow-through Dba SRAM
A67L8318E-5 SRAM High Speed Synchronous 4Mb X16
A8032 8 Bit Microcontroller
A83516
Same catergory

AB9941 : a 25ns Fast 4k X 8bit Dual Ported S-ram. s High Speed 25ns (typical) access time Ideal for interfacing 8-bit bus to 8-bit bus systems* Capacity x 8-bit Mailbox (Doorbell) and Interrupt 64-pin PQFP package Low Power C-Mos Technology 0.8 micron AB Semicon UK Ltd. 62 Victoria, Burgess Hill, West Sussex, RH15 9LR United Kingdom 1444 870408 Fax: Email: info@hbmuk.com AB Semicon Inc. 8305 Highway.

CY7C1397V25-250BZC : DDR. DDR Synchronous SRAM. 18-Mb Density x 36) Supports concurrent transactions 300-MHz Clock for High Bandwidth 2-Word Burst for reducing address bus frequency Double Data Rate (DDR) interfaces (data transferred at 600 MHz) @300 MHz Two input clocks (K and K) for precise DDR timing SRAM uses rising edges only Two output clocks (C and C) accounts for clock skew and flight time.

HN58X2402SFPI : Two-wire Serial Interface 2K EePROM (256-word X 8-bit), Operating Voltage 1.8V to 5.5V, 400kHz.

HYM368025S : 8m X 36-bit Edo - DRAM Module. SIMM modules with 388 608 words by 36-bit organization in two banks for PC main memory applications Fast access and cycle time 50 ns access time 84 ns cycle time (-50 version) 60 ns access time 104 ns cycle time (-60 version) Hyper Page Mode (EDO) capability 20 ns cycle time (-50 version) 25 ns cycle time (-60 version) Single V 10 supply Low power dissipation.

IDT70V659S : High-speed 3.3v 128k X 36 Asynchronous Dual-port Static RAM. True Dual-Ported memory cells which allow simultaneous access of the same memory location High-speed clock to data access Commercial: 9/12/15ns (max.) Low-power operation IDT70V9089S Active: 429mW (typ.) Standby: 3.3mW (typ.) IDT70V9089L Active: 429mW (typ.) Standby: 660mW (typ.) Flow-Through or Pipelined output mode on either port via the FT/PIPE.

K7A321800M : SB & SPB. = K7A321800M 2Mx18 Bit Synchronous Pipelined Burst SRAM ;; Organization = 2Mx18 ;; Operating Mode = SPB ;; VDD(V) = 3.3 ;; Access Time-tCD(ns) = 2.6,2.8,3.1,3.5,3.8,4.0 ;; Speed-tcyc (MHz) = 250,225,200,167,150,138 ;; I/o Voltage(V) = 3.3,2.5 ;; Package = 100TQFP,119BGA,165FBGA ;; Production Status = Mass Production ;; Comments = 2E1D.

K9F5608Q0B : 256M bit. = K9F5608Q0B 32M X 8 Bit / 16M X 16 Bit NAND Flash Memory ;; Organization = 32Mx8 ;; Operating Voltage(V) = 1.7~1.95 ;; Temperature = C,i ;; Speed(ns) = 50 ;; Package = 63TBGA ;; Production Status = Mass Production ;; Comments = 0.15um.

M374S1623ET0 : Unbuffered DIMM. = M374S1623ET0 16Mx72 Sdram Dimm With Ecc Based on 8Mx8, 4Banks, 4K Refresh, 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 128 ;; Organization = 16Mx72 ;; Bank/ Interface = 4B/LVTTL ;; Refresh = 4K/64ms ;; Speed = 1H,1L ;; #of Pin = 168 ;; Power = C ;; Component Composition = (8Mx8)x18+EEPROM ;; Production Status = Eol ;; Comments.

M5M51016BTP : Lsis: 1048576-bit(65536-word By16-bit)cmos Static RAM. The M5M51016BTP, RT are a 1048576-bit CMOS static RAM organized as 65536 word by 16-bit which are fabricated using highperformance triple polysilicon CMOS technology. The use of resistive load NMOS cells and CMOS periphery result in a high density and low power static RAM. They are low stand-by current and low operation current and ideal for the battery.

M6MGT162S2BVP : CMOS 3.3V Only Flash Memory. 16,777,216-BIT (1,048,576 -WORD 16-BIT ) CMOS 3.3V-ONLY FLASH MEMORY BY 8-BIT) CMOS SRAM Stacked-MCP (Multi Chip Package) Access time The MITSUBISHI is a Stacked Multi Flash Memory 90ns ( Max.) Chip Package (S-MCP) that contents 16M-bits flash memory SRAM 85ns (Max.) and 2M-bits Static RAM a 48-pin TSOP (TYPE-I). Supply voltage ~ 3.6V Ambient temperature.

TC55V4000 : Low Power. Organization = 512Kx8 ;; VDD(V) = 3 ;; Package = 32-pin Stsopi ;; Functionlity = Full CMOS ;; Speed(ns) = 55, 70 ;; Comment = Recommend Shrink Parts.

M25PE80 : Package A free-form text of the package type. Status The current status of a product: Preview: Product proposal has been announced. Evaluation: The period in which customer samples become available. Active: Product is in volume production., NRND: Not Recommended for New Design, Product is fully available to support existing customers but is not recommended.

IS61LV256-10TL : 32K X 8 STANDARD SRAM, 10 ns, PDSO28. s: Memory Category: SRAM Chip ; Density: 262 kbits ; Number of Words: 32 k ; Bits per Word: 8 bits ; Package Type: TSOP, 0.450 INCH, LEAD FREE, PLASTIC, TSOP1-28 ; Pins: 28 ; Logic Family: CMOS ; Supply Voltage: 3.3V ; Access Time: 10 ns ; Operating Temperature: 0 to 70 C (32 to 158 F).

MR26V51252R-XXXTA : 32M X 16 MASK PROM, 105 ns, PDSO56. s: Production Status: Full Production ; Density: 536871 kbits ; Number of Words: 32000 k ; Bits per Word: 16 bits ; Access Time: 105 ns ; Logic Family: CMOS ; Supply Voltage: 3.3V ; Package Type: TSOP, 14 X 20 MM, 0.50 MM PITCH, PLASTIC, TSOP1-56 ; Operating Range: Commercial ; Pins: 56 ; Operating Temperature: 0 to 70 C (32 to 158 F).

MX25L1005MC-12 : 1M X 1 FLASH 2.7V PROM, PDSO8. s: Memory Category: Flash, PROM ; Density: 1049 kbits ; Number of Words: 1000 k ; Bits per Word: 1 bits ; Package Type: SOP, 0.150 INCH, MS-012, SOP-8 ; Pins: 8 ; Logic Family: CMOS ; Supply Voltage: 3.3V ; Data Rate: 85 MHz ; Operating Temperature: 0 to 70 C (32 to 158 F).

W3J128M72G-1066PBC : 128M X 72 DDR DRAM, PBGA375. s: Memory Category: DRAM Chip ; Density: 9663676 kbits ; Number of Words: 128000 k ; Bits per Word: 72 bits ; Package Type: BGA, 20.50 X 21.50 MM, 1 MM PITCH, PLASTIC, BGA-375 ; Pins: 375 ; Logic Family: CMOS ; Supply Voltage: 1.5V ; Operating Temperature: 0 to 70 C (32 to 158 F).

X76F128H-5 : 16K X 8 FLASH 5V PROM, UUC. s: Memory Category: Flash, PROM ; Density: 131 kbits ; Number of Words: 16 k ; Bits per Word: 8 bits ; Package Type: DIE ; Logic Family: CMOS ; Supply Voltage: 5V ; Data Rate: 0 MHz ; Operating Temperature: 0 to 70 C (32 to 158 F).

 
0-C     D-L     M-R     S-Z