|Category||Memory => SRAM|
|Description||256k X 16/18, 128k X 32/36 Lvttl, Pipelined Dba SRAM|
|Company||AMIC Technology Corporation|
|Datasheet||Download A67L7332E-45 datasheet
|Document Title X 32/36 LVTTL, Pipelined DBA SRAM Revision History
Initial issue Change fast access time from 4.5/5.0/6.0 ns
n Fast access time: (117/100/83MHz) n Direct Bus Alternation between READ and WRITE cycles allows 100% bus utilization n Signal ± 5% power supply n Individual Byte Write control capability n Clock enable ( CEN ) pin to enable clock and suspend operations n Clock-controlled and registered address, data and control signals n Registered output for pipelined applications n Three separate chip enables allow wide range of options for CE control, address pipelining n Internally self-timed write cycle n Selectable BURST mode (Linear or Interleaved) n SLEEP mode (ZZ pin) provided n Available in 100 pin LQFP package
The AMIC Direct Bus AlternationTM (DBATM) SRAM family employs high-speed, low-power CMOS designs using an advanced CMOS process. The A67L7332, A67L7336 SRAMs integrate X 36 SRAM core with advanced synchronous peripheral circuitry and a 2-bit burst counter. These SRAMs are optimized for 100 percent bus utilization without the insertion of any wait cycles during WriteRead alternation. The positive edge triggered single clock input (CLK) controls all synchronous inputs passing through the registers. The synchronous inputs include all address, all data inputs, active low chip enable ( CE two additional chip enables for easy depth expansion (CE2, CE2 cycle start input (ADV/LD synchronous clock enable ( CEN byte write enables BW4 ) and read/write (R/ W Asynchronous inputs include the output enable ( OE clock (CLK), SLEEP mode (ZZ, tied LOW if unused) and burst mode (MODE). Burst Mode can provide either interleaved or linear operation, burst operation can be initiated by synchronous address Advance/Load (ADV/LD ) pin in Low state. Subsequent burst address can be internally generated by the chip and controlled by the same input pin ADV/LD in High state. Write cycles are internally self-time and synchronous with the rising edge of the clock input and when W is Low. The feature simplified the write interface. Individual Byte enables allow individual bytes to be written. BW1 controls I/Oa pins; BW2 controls I/Ob pins; BW3 controls I/Oc pins; and BW4 controls I/Od pins. Cycle types can only be defined when an address is loaded, i.e., when ADV/LD is LOW. Parity/ECC bits are only available on the X18/36 version. The SRAM operates from a +3.3V power supply, and all inputs and outputs are LVTTL-compatible. The device is ideally suited for high bandwidth utilization systems.
I/Oc1 I/Oc2 VCCQ VSSQ I/Oc5 I/Oc6 VSSQ VCCQ I/Oc7 I/Oc8 VCC VSS I/Od0 I/Od1 VCCQ VSSQ I/Od4 I/Od5 VSSQ VCCQ I/Od 6 I/Od 7 I/Od8 /NC
NC VCCQ VSSQ I/Ob0 I/Ob1 VSSQ VCCQ I/Ob2 I/Ob3 VCC VSS I/Ob4 I/Ob5 VCCQ VSSQ I/Ob8/NC NC VSSQ VCCQ NC
A17 NC VCCQ VSSQ I/Oa7 I/Oa6 VSSQ VCCQ I/Oa5 I/Oa4 VSS VCC I/Oa3 I/Oa2 VCCQ VSSQ I/Oa0 NC VSSQ VCCQ NC
I/Ob7 I/Ob6 VCCQ VSSQ I/Ob3 I/Ob2 VSSQ VCCQ I/Ob1 I/Ob0 VSS VCC I/Oa8 I/Oa7 VCCQ VSSQ I/Oa4 I/Oa3 VSSQ VCCQ I/Oa1 I/Oa0/NC
|Related products with the same datasheet|
|Some Part number from the same manufacture AMIC Technology Corporation|
|A67L7332E-5 256k X 16/18, 128k X 32/36 Lvttl, Pipelined Dba SRAM|
|A67L7336 SRAM High Speed Synchronous 4Mb X32|
|A67L73361 256k X 16/18, 128k X 32/36 Lvttl, Flow-through Dba SRAM|
|A67L73361E-10 SRAM High Speed Synchronous 4Mb X32|
|A67L7336E-45 256k X 16/18, 128k X 32/36 Lvttl, Flow-through Dba SRAM|
|A67L7336E-5 SRAM High Speed Synchronous 4Mb X32|
|A67L8316 SRAM High Speed Synchronous 4Mb X16|
|A67L83161 256k X 16/18, 128k X 32/36 Lvttl, Flow-through Dba SRAM|
|A67L83161E-10 SRAM High Speed Synchronous 4Mb X16|
|A67L8316E-45 256k X 16/18, 128k X 32/36 Lvttl, Pipelined Dba SRAM|
|A67L8316E-5 SRAM High Speed Synchronous 4Mb X16|
|A67L83181 256k X 16/18, 128k X 32/36 Lvttl, Flow-through Dba SRAM|
|A67L8318E-4 SRAM High Speed Synchronous 4Mb X16|
|A67L8318E-45 256k X 16/18, 128k X 32/36 Lvttl, Flow-through Dba SRAM|
|A67L8318E-5 SRAM High Speed Synchronous 4Mb X16|
|A8032 8 Bit Microcontroller|
|A8351601 Bar Code Reader|
|A83516L-12 8 Bit Microcontroller|
|AD120 3-level / 258 Outputs TFT LCD Gate Driver|
A290011U-70 : Flash 1Mb x8
A29001T-55 : Flash 1Mb x8
A290021 : Flash 2Mb x8
A62L256V-70LL : SRAM Low Power & Low Voltage 0.25Mb x8
LP62S16128CV-55LLT : 128k X 16 Bit Low Voltage CMOS SRAM
A29L040AL-70F : 512K X 8 Bit CMOS 3.0 Volt-only, Uniform Sector Flash Memory The A29L040A is a 3.0 volt-only Flash memory organized as 524,288 bytes of 8 bits each. The 512 Kbytes of data are further divided into eight sectors of 64 Kbytes each for flexible sector erase capability. The 8 bits of data appear on
A63P73361E-6.5 : 128K X 36 Bit Synchronous High Speed SRAM with Burst Counter and Pipelined Data Output
A23L3616R : 8M X 16 / 16M X 8 BIT CMOS MASK ROM
8322Z18 : Synchronous NBT SRAMs, 36Meg, 2M X 18,2.5 V And 3.3 V. Product Preview GS8322Z18(B/C)/GS8322Z36(B/C)/GS8322Z72(C) 119 and 209 BGA Commercial Temp Industrial Temp NBT (No Bus Turn Around) functionality allows zero wait Read-Write-Read bus utilization; fully pin-compatible with both pipelined and flow through NtRAMTM, NoBLTM and ZBTTM SRAMs V +10%/5% core power supply 3.3 V I/O supply User-configurable Pipeline.
CXK79M36C161GB : Memory-sigmaram 16meg 1x1 Lvcmos I/o (512k X 36). The CXK79M72C161GB (organized as 262,144 words by 72 bits) and the CXK79M36C161GB (organized as 524,288 words by 36 bits) are high speed CMOS synchronous static RAMs with common I/O pins. They are manufactured in compliance with the JEDEC-standard 209 pin BGA package pinouts defined for SigmaRAMTM devices. They integrate input registers, high speed.
DS1225AB-150 : SRAM. 64k Nonvolatile SRAM. 10 years minimum data retention in the absence of external power Data is automatically protected during power loss Directly replaces x 8 volatile static RAM or EEPROM Unlimited write cycles Low-power CMOS JEDEC standard 28-pin DIP package Read and write access times as fast 70 ns Lithium energy source is electrically disconnected to retain freshness.
GS832218 : Sychronous Burst. Product Preview & 209-Pin BGA Commercial Temp Industrial Temp FT pin for user-configurable flow through or pipeline operation Single/Dual Cycle Deselect selectable IEEE 1149.1 JTAG-compatible Boundary Scan ZQ mode pin for user-selectable high/low output drive V +10%/10% core power supply V +10%/10% core power supply 3.3 V I/O supply LBO pin for Linear.
HN58W241000FPI : . Regarding the change of names mentioned in the document, such as Hitachi Electric and Hitachi XX, to Renesas Technology Corp. The semiconductor operations of Mitsubishi Electric and Hitachi were transferred to Renesas Technology Corporation on April 1st 2003. These operations include microcomputer, logic, analog and discrete devices, and memory chips.
HYB39L128160AT : Specialty DRAMs Mobile-ram. memory companies, Infineon offers a wide portfolio of leading-edge Mobile-RAM devices (low-power SDRAMs) targeted specifically at: PDAs Cellphones (smart and feature phones) Digital cameras MP3 players product line combines Ultra low-power consumption for battery-powered systems with Extra compact chip-scale packages for space-constrained applications.
HYM71V16635HCT6 : ->Unbuffered DIMM. based on 8Mx16 SDRAM with LVTTL, 4 banks & 4K Refresh The Hynix HYM71V16635HCT6 Series are 16Mx64bits Synchronous DRAM Modules. The modules are composed of eight 8Mx16bits CMOS Synchronous DRAMs 400mil 54pin TSOP-II package, one 2Kbit EEPROM in 8pin TSSOP package a 168pin glass-epoxy printed circuit board. Two 0.33uF and one 0.1uF decoupling capacitors.
HYM71V16M635AT6 : ->SO DIMM. 16Mx64 Bits PC133 Sdram so Dimm Based on 8Mx16 Sdram With Lvttl, 4 Banks & 4K Refresh.
ID244K01 : 8mb Flash Memory Card.
IDT7018L : Multiport->512K. High-speed 64k X 9 Dual-port Static RAM. True Dual-Ported memory cells which allow simultaneous reads of the same memory location High-speed access Commercial: 15/20ns (max.) Low-power operation IDT7018L Active: 1W (typ.) Standby: 1mW (typ.) Dual chip enables allow for depth expansion without external logic IDT7018 easily expands data bus width to 18 bits or more using the Master/Slave.
K3N5U1000F : 16M bit. = K3N5U1000F 16M-Bit (2Mx8 / 1Mx16) CMOS Mask ROM ;; Organization = 2Mx8,1Mx16 ;; Voltage(V) = 3.0 ;; Speed(ns) = 120 ;; Package = 42DIP,44SOP,44TSOP2 ;; Current (mA/uA) = 35,40/30 ;; Production Status = Mass Production ;; Comments = -.
KM64V4002C : -> Fast SRAM. = KM64V4002C 1M X 4 Bit (with Oe)high-speed CMOS Static RAM ;; Organization = 1Mx4 ;; Vcc(V) = 3.3 ;; Speed-tAA(ns) = 10,12,15 ;; Operating Temperature = C,i,l,p ;; Operating Current(mA) = 150,140,130 ;; Standby Current(mA) = 10 ;; Package = 32SOJ ;; Production Status = Eol ;; Comments = -.
MD51V65165 : DRAMs and ASMs. 4M X 16 DRAM Edo. ¥ 16-Bit DYNAMIC RAM : FAST PAGE MODE TYPE WITH EDO The ¥ 16-bit dynamic RAM fabricated in Oki's silicon-gate CMOS technology. The MD51V65165 achieves high integration, high-speed operation, and low-power consumption because Oki manufactures the device in a quadruple-layer polysilicon/double-layer metal CMOS process. The MD51V65165 is available a 50-pin.
MT5C1009 : 128kx8 SRAM With Chip & Output Enable. Access Times: and 70 ns Battery Backup: 2V data retention Low power standby High-performance, low-power CMOS process Single +5V (+10%) Power Supply Easy memory expansion with CE\ and OE\ options. All inputs and outputs are TTL compatible OPTIONS Timing 15ns access 20ns access 25ns access 35ns access 45ns access 55ns access 70ns access Package(s) Ceramic.
PS29LP001 : 1Mb Flash Memory, Organized 128K X 8, Read Access < 90ns, VCC 1.65V - 3.6 V, Icc < 0.5mA at 1.65V, Available in 32-pin Tsop, PLCC or Pdip..
LHF00L09 : Flash Memory 32M (2MB ×16) 32M (x16) Bottom Boot Block, 90ns. Handle this document carefully for it contains material protected by international copyright law. Any reproduction, full or in part, of this material is prohibited without the express written permission of the company. When using the products covered herein, please observe the conditions written herein and the precautions outlined in the following paragraphs.
CY7C1245V18 : 36-Mbit QDR(TM)-II+ SRAM 4-Word Burst Architecture (2.0 Cycle Read Latency) The CY7C1241V18, CY7C1256V18, CY7C1243V18, and CY7C1245V18 are 1.8V Synchronous Pipelined SRAMs, equipped with Quad Data Rate-II+ (QDR-II+) architecture. QDR-II+ architecture consists of two separate ports to access the memory arra.
HY5DV281622AT-43 : 8M X 16 DDR DRAM, 1 ns, PDSO66. s: Memory Category: DRAM Chip ; Density: 134218 kbits ; Number of Words: 8000 k ; Bits per Word: 16 bits ; Package Type: TSOP, 0.400 X 0.875 INCH, 0.65 MM PITCH, TSOP2-66 ; Pins: 66 ; Logic Family: CMOS ; Supply Voltage: 3.3V ; Access Time: 1 ns ; Operating Temperature: 0 to 70 C (32 to 158 F).
IDT70V15L15JG : 8K X 9 DUAL-PORT SRAM, 15 ns, PQCC68. s: Memory Category: SRAM Chip ; Density: 74 kbits ; Number of Words: 8 k ; Bits per Word: 9 bits ; Package Type: 0.95 X 0.95 INCH, 0.17 INCH HEIGHT, PLASTIC, LCC-68 ; Pins: 68 ; Logic Family: CMOS ; Supply Voltage: 3.3V ; Access Time: 15 ns ; Operating Temperature: 0 to 70 C (32 to 158 F).
70T3519S133BC : 256K X 36 DUAL-PORT SRAM, 15 ns, PBGA256. s: Memory Category: SRAM Chip ; Density: 9437 kbits ; Number of Words: 256 k ; Bits per Word: 36 bits ; Package Type: BGA, 17 X 17 MM, 1.40 MM HEIGHT, 1 MM PITCH, BGA-256 ; Pins: 256 ; Supply Voltage: 2.5V ; Access Time: 15 ns ; Operating Temperature: 0 to 70 C (32 to 158 F).