|
|
Part: AD7450AART
Category:
Description: Differential Input, 1 Msps, 12- (AD7450A) & 10-Bit (AD7440) ADCs
Company: Analog Devices
Datasheet: Download AD7450AART datasheet File size : 464 kB
Request For quote: Find where to buy AD7450AART
Datasheet text preview:
PRELIMINARY TECHNICAL DATA
a
Preliminary Technical Data
FEATURES Fast Throughput Rate: 1MSPS Specified for VDD of 3 V and 5 V L o w Power at max Throughput Rate: 3 . 7 5 mW typ at 1MSPS with 3 V Supplies 9 mW typ at 1MSPS with 5 V Supplies F u l l y Differential Analog Input Wide Input Bandwidth: 7 0 d B SINAD at 200kHz Input Frequency Flexible Power/Serial Clock Speed Management No Pipeline Delays H i g h Speed Serial Interface - SPI T M / Q S P I T M / M I C R O W I R E T M / DSP Compatible P o w e r - D o w n Mode: 1µA max 8 Lead SOT-23 and MSOP Packages APPLICATIONS T r a n s d u c e r Interface Battery Powered Systems Data Acquisition Systems Portable Instrumentation Motor Control Communications G E N E R A L DESCRIPTION
Differential Input, 1MSPS, 12- & 10-Bit ADCs in 8-lead SOT-23 AD7450A/AD7440
F U N C T I O N A L BLOCK DIAGRAM
VDD
VIN+ VINVREF
T/H
12-B IT SUCCESSIVE APPROXIMATION ADC
SCLK
A D7450A / A D7440
CONTROL LOGIC
SDATA +5
GND
The AD7450A/AD7440 are respectively 12- and 10-bit, high speed, low power, successive-approximation (SAR) analog-to-digital converters that feature a fully differential analog input. These parts operate from a single 3 V or 5 V power supply and feature throughput rates up to 1MSPS. The parts contains a low-noise, wide bandwidth, differential track and hold amplifier (T/H) which can handle input frequencies in excess of 1MHz with the -3dB point being 20MHz typically. The reference voltage is applied externally to the VREF pin and can be varied from 100 mV to 3.5 V depending on the power supply and what suits the application. The value of the reference voltage determines the common mode voltage range of the part. With this truly differential input structure and variable reference input, the user can select a variety of input ranges and bias points. The conversion process and data acquisition are controlled using CS and the serial clock allowing the device to interface with Microprocessors or DSPs. The input signals are sampled on the falling edge of CS and the conversion is also initiated at this point.
MICROWIRE is a trademark of National Semiconductor Corporation. SPI and QSPI are trademarks of Motorola, Inc.
The SAR architecture of these parts ensures that there are no pipeline delays. The AD7450A and the AD7440 use advanced design techniques to achieve very low power dissipation at high throughput rates.
P R O D U C T HIGHLIGHTS
1 . Operation with either 3 V or 5 V power supplies. 2 . High Throughput with Low Power Consumption. With a 3V supply, the AD7450A/AD7440 offer 3.75mW typ power consumption for 1MSPS throughput. 3 . Fully Differential Analog Input. 4 . F l e x i b l e Power/Serial Clock Speed Management. The conversion rate is determined by the serial clock, allowing the power to be reduced as the conversion time is reduced through the serial clock speed increase. These parts also feature a shutdown mode to maximize power efficiency at lower throughput rates. 5 . Variable Voltage Reference Input. 6 . N o Pipeline Delay. 7 . Accurate control of the sampling instant via a CS input and once off conversion control. 8. ENOB > 8 bits typically with 100mV reference.
REV. PrG 04/03
Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781/329-4700 www.analog.com Fax: 781/326-8703 © Analog Devices, Inc., 2003
PRELIMINARY TECHNICAL DATA
AD7450A - SPECIFICATIONS
Parameter D Y N A M I C PERFORMANCE Signal to (Noise + Distortion) (SINAD)2 T o t a l Harmonic Distortion (THD) 2 Peak Harmonic or Spurious Noise2 I n t e r m o d u l a t i o n Distortion (IMD) 2 Second Order Terms T h i r d Order Terms Aperture Delay 2 A p e r t u r e Jitter 2 Full Power Bandwidth2 D C ACCURACY Resolution I n t e g r a l Nonlinearity (INL) 2 D i f f e r e n t i a l Nonlinearity (DNL) 2 Zero Code Error 2 P o s i t i v e Gain Error 2 N e g a t i v e Gain Error 2 A N A L O G INPUT Full Scale Input Span Absolute Input Voltage VIN+ V INDC Leakage Current Input Capacitance R E F E R E N C E INPUT V REF Input Voltage Test Conditions/Comments F IN = 100kHz VD D VD D VD D VD D V DD VD D fa =
( VDD = 2.7V to 3.6V, fSCLK = 18MHz, fS = 1MSPS, VREF = 2.0 V; VDD = 4.75V to 5.25V, fSCLK = 18MHz, fS = 1MSPS, VREF = 2.5 V; VCM 3 = VREF; TA = TMIN to TMAX, unless otherwise noted.)
A Version1 B Version1 Unit
= 4.75V to 5.25V = 2.7 V to 3.6V = 4.75V to 5.25V, -80dB typ = 2.7V to 3.6V, -78dB typ = 4.75V to5.25V, -82dB typ = 2.7V to 3.6V, -80dB typ 90kHz, fb = 110kHz
70 68 -75 -73 -75 -73 -89 -91 10 50 20 2.5 12 ±2
70 68 -75 -73 -75 -73 -89 -91 10 50 20 2.5 12 ±1 ±1 ±3 ±6 ±3 ±6 ±3 ±6 V I N + - V IN
-
dB dB dB dB dB dB
min min max max max max
@ -3 dB @ -0.1 dB
dB typ dB typ ns typ ps typ MHz typ MHz typ Bits L S B max LSB LSB LSB LSB LSB LSB LSB V V V µ A max pF typ pF typ max max max max max max max
Guaranteed No Missed Codes to 12 Bits. VDD = 4.75V to 5.25V VDD = 2.7V to 3.6V VDD = 4.75V to 5.25V VDD = 2.7V to 3.6V VDD = 4.75V to 5.25V VDD = 2.7V to 3.6V 2 x VREF3 V C M = VR E F V C M = VR E F When in Track When in Hold VDD = 4.75V to 5.25V (±1% tolerance for specified performance) VDD = 2.7V to 3.6V (±1% tolerance for specified performance)
-1/+2 ±3 ±6 ±3 ±6 ±3 ±6 VIN+ - VIN -
VCM4 ± VREF/2 VCM4 ± VREF/2 VCM4 ± VREF/2 VCM4 ± VREF/2 ±1 ±1 20 20 6 6
2.55 2.06 ±1 15 2.4 0.8 ±1 10
2.55 2.06 ±1 15 2.4 0.8 ±1 10
V
DC Leakage Current VREF Input Capacitance L O G I C INPUTS Input High Voltage, VINH Input Low Voltage, VINL Input Current, IIN Input Capacitance, CIN7 L O G I C OUTPUTS Output High Voltage, VOH
V µ A max pF typ V min V max µ A max p F max
Typically 10nA, VIN = 0VorVDD
Output Low Voltage, VOL F l o a t i n g - S t a t e Leakage Current F l o a t i n g - S t a t e Output Capacitance 7 O u t p u t Coding REV. PrG
VDD = 4.75V to 5.25V ISOURCE = 200µA VDD = 2.7V to 3.6V ISOURCE = 200µA I S I N K =200µA
2.8 2.4 0.4 ±1 10 Two's Complement
2.8 2.4 0.4 ±1 10 Two's Comlement
V min V min V max µ A max p F max
2
PRELIMINARY TECHNICAL DATA
AD7450A - SPECIFICATIONS
Parameter C O N V E R S I O N RATE Conversion Time T r a c k / H o l d Acquisition Time 2 T h r o u g h p u t Rate 8 P O W E R REQUIREMENTS V DD I DD9,10 N o r m a l Mode(Static) N o r m a l Mode (Operational) Test Conditions/Comments 888ns with an 18MHz SCLK Sine Wave Input Step Input
AD7450A/AD7440
A Version1 B Version1 16 200 TBD 1 16 200 TBD 1 Units S C L K cycles ns max ns max M S P S max
R a n g e : 3 V+20%/-10%; 5 V ± 5% SCLK On or Off VDD = 4.75V to 5.25V, 1.38mW typ for 100ksps9 VDD = 2.7V to 3.6V, 0.53mW typ for 100ksps9 SCLK On or Off V DD V DD VD D VD D =5 =3 =5 =3 V. V. V. SCLK On or Off V. SCLK On or Off
2.7V/5.25V 0.5 1.8 1.25 1 9 3.75 5 3
2.7V/5.25V 0.5 1.8 1.25 1 9 3.75 5 3
Vmin/max mA typ m A max m A max µ A max m W max m W max µ W max µ W max
F u l l Power-Down Mode P o w e r Dissipation N o r m a l Mode (Operational) F u l l Power-Down
NOTES 1 T e m p e r a t u r e ranges as follows: A and B Versions: 40°C to +85°C. 2 S e e `Terminology' section. 3 Because the input spans of V IN+ and V IN- are both V REF, and they are 180° out of phase, the differential voltage is 2 x VREF . 4 C o m m o n Mode Voltage. The input signal can be centered on any choice of dc Common Mode Voltage as long as this value is in the range s p e c i f i e d in Figures 9 and 10. 5 T h e AD7450A is functional with a reference input from100mV and for V DD = 5V, the reference can range up to 3.5V. 6 T h e AD7450A is functional with a reference input from100mV and for V DD = 3V, the reference range up to 2.2V. 7 S a m p l e tested @ +25°C to ensure compliance. 8 S e e `Serial Interface Section'. 9 S e e POWER VERSUS THROUGHPUT RATE section. 10 M e a s u r e d with a midscale DC input. S p e c i f i c a t i o n s subject to change without notice.
REV. PrG
3
PRELIMINARY TECHNICAL DATA
AD7440 - SPECIFICATIONS
Parameter D Y N A M I C PERFORMANCE Signal to (Noise + Distortion) (SINAD)2 T o t a l Harmonic Distortion (THD) 2 Peak Harmonic or Spurious Noise2 I n t e r m o d u l a t i o n Distortion (IMD) 2 Second Order Terms T h i r d Order Terms Aperture Delay 2 A p e r t u r e Jitter 2 Full Power Bandwidth2 D C ACCURACY Resolution I n t e g r a l Nonlinearity (INL) 2 D i f f e r e n t i a l Nonlinearity (DNL) 2 Zero Code Error2 P o s i t i v e Gain Error 2 N e g a t i v e Gain Error 2 A N A L O G INPUT Full Scale Input Span Absolute Input Voltage VIN+ V INDC Leakage Current Input Capacitance R E F E R E N C E INPUT VREF Input Voltage Test Conditions/Comments FIN = 100kHz VD D VD D VD D VD D VD D VD D fa =
( VDD = 2.7V to 3.6V, fSCLK = 18MHz, fS = 1MSPS, VREF = 2.0 V; VDD = 4.75V to 5.25V, fSCLK = 18MHz, fS = 1MSPS, VREF = 2.5 V; VCM 3 = VREF; TA = TMIN to TMAX, unless otherwise noted.)
B Version1 Unit
= 4.75V to 5.25V = 2.7V to 3.6V = 4.75V to 5.25V, -80dB typ = 2.7V to 3.6V, -78dB typ = 4.75V to 5.25V, -82dB typ = 2.7V to 3.6V, -80dB typ 90kHz, fb = 110kHz
61 61 -73 -73 -73 -73 -78 -78 10 50 20 2.5 10 ±0.5
dB dB dB dB dB dB
min min max max max max
@ -3 dB @ -0.1 dB
dB typ dB typ ns typ ps typ MHz typ MHz typ Bits L S B max LSB LSB LSB LSB LSB LSB LSB V V V µ A max pF typ pF typ max max max max max max max
Guaranteed No Missed Codes to 10 Bits. VDD = 4.75V to 5.25V VDD = 2.7V to 3.6V VDD = 4.75V to 5.25V VDD = 2.7V to 3.6V VDD = 4.75V to 5.25V VDD = 2.7V to 3.6V 2 x VR E F 3 VC M = V REF VC M = V REF When in Track When in Hold VDD = 4.75V to 5.25V ( ± 1 % tolerance for specified performance) VDD = 2.7V to 3.6V (±1% tolerance for specified performance)
±0.5 ±1.5 ±3 ±1.5 ±3 ±1.5 ±3 VIN+ - VIN VCM4 ± VREF/2 VCM4 ± VREF/2 ±1 20 6
2.55 2.06 ±1 15 2.4 0.8 ±1 10
V
DC Leakage Current VREF Input Capacitance L O G I C INPUTS Input High Voltage, VINH Input Low Voltage, VINL Input Current, IIN Input Capacitance, CIN7 L O G I C OUTPUTS Output High Voltage, VOH
V µ A max pF typ V min V max µ A max p F max
Typically 10nA, VIN = 0VorVDD
Output Low Voltage, VOL F l o a t i n g - S t a t e Leakage Current F l o a t i n g - S t a t e Output Capacitance 7 O u t p u t Coding REV. PrG
VDD = 4.75V to 5.25V ISOURCE = 200µA VDD = 2.7V to 3.6V ISOURCE = 200µA I S I N K =200µA
2.8 2.4 0.4 ±1 10 Two's Complement
V min V min V max µ A max p F max
4
PRELIMINARY TECHNICAL DATA
AD7440 - SPECIFICATIONS
Parameter C O N V E R S I O N RATE Conversion Time T r a c k / H o l d Acquisition Time 2 T h r o u g h p u t Rate 8 P O W E R REQUIREMENTS V DD I DD9,10 N o r m a l Mode(Static) N o r m a l Mode (Operational) Test Conditions/Comments 888ns with an 18MHz SCLK Sine Wave Input Step Input
AD7450A/AD7440
B Version1 16 200 TBD 1 Units S C L K cycles ns max ns max M S P S max
R a n g e : 3 V+20%/-10%; 5 V ± 5% SCLK On or Off VDD = 4.75V to 5.25V, 1.38mW typ for 100ksps9 VDD = 2.7 V to 3.6V, 0.53mW typ for 100ksps9 SCLK On or Off V DD V DD VD D VD D =5 =3 =5 =3 V. V. V. SCLK On or Off V. SCLK On or Off
2.7V/5.25V 0.5 1.8 1.25 1 9 3.75 5 3
Vmin/max mA typ m A max m A max µ A max m W max m W max µ W max µ W max
F u l l Power-Down Mode P o w e r Dissipation N o r m a l Mode (Operational) F u l l Power-Down
NOTES 1 T e m p e r a t u r e ranges as follows: B Versions: 40°C to +85°C. 2 S e e `Terminology' section. 3 Because the input spans of V IN+ and V IN- are both VREF, and they are 180° 4 C o m m o n Mode Voltage. The input signal can be centered on any choice s p e c i f i e d in Figures tbd and tbd. 5 T h e AD7440 is functional with a reference input from100mV and for V DD 6 T h e AD7440 is functional with a reference input from100mV and for V DD 7 S a m p l e tested @ +25°C to ensure compliance. 8 S e e `Serial Interface Section'. 9 S e e POWER VERSUS THROUGHPUT RATE section. 10 M e a s u r e d with a midscale DC input. S p e c i f i c a t i o n s subject to change without notice.
out of phase, the differential voltage is 2 x V REF. of dc Common Mode Voltage as long as this value is in the range = 5V, the reference can range up to 3.5V. = 3V, the reference range up to 2.2V.
REV. PrG
5
Others parts begin by ad
AD-1 AD-2 AD-3 AD-4 AD-5 AD-6 AD-7 AD-8 AD-9 AD-10 AD-11 AD-12 AD-13 AD-14 AD-15 AD-16 AD-17 AD-18 AD-19 AD-20 AD-21 AD-22 AD-23 AD-24 AD-25 AD-26 AD-27 AD-28 AD-29 AD-30 AD-31 AD-32 AD-33 AD-34 AD-35 AD-36 AD-37 AD-38 AD-39 AD-40 AD-41 AD-42 AD-43 AD-44 AD-45 AD-46 AD-47 AD-48 AD-49 AD-50 AD-51 AD-52 AD-53 AD-54 AD-55 AD-56 AD-57 AD-58 AD-59 AD-60 AD-61 AD-62 AD-63 AD-64 AD-65 AD-66 AD-67 AD-68 AD-69 AD-70 AD-71 AD-72 AD-73 AD-74 AD-75 AD-76 AD-77 AD-78 AD-79 AD-80 AD-81 AD-82 AD-83 AD-84 AD-85 AD-86 AD-87 AD-88 AD-89 AD-90 AD-91 AD-92 AD-93 AD-94 AD-95 AD-96 AD-97 AD-98 AD-99 AD-100 AD-101 AD-102 AD-103 AD-104 AD-105 AD-106 AD-107
|
|
|
