|
Details, datasheet, quote on part number:AD8113s
| |
| Part: | AD8113s |
| Category: | Analog & Mixed-Signal Processing => Switches & Multiplexers => Analog Switches |
| Description: | Audio/video 60MHz 16 X 16 Crosspoint Switch |
| Company: | Analog Devices |
| Datasheet: | Download AD8113s datasheet File size : 1681 kB |
| Request For quote: | Find where to buy AD8113s
|
| |
Datasheet text preview:
a
16
Audio/ Video 60 MHz 16, G = 2 Crosspoint Switch AD8113
FUNCTIONAL BLOCK DIAGRAM
SER/PAR D0 D1 D2 D3 D4 A0 A1 A2 A3 80-BIT SHIFT REGISTER WITH 5-BIT PARALLEL LOADING 80 PARALLEL LATCH 80 16 DECODE 5:16 DECODERS OUTPUT BUFFER G = +2 16 DATA OUT
FEATURES 16 16 High-Speed Nonblocking Switch Array Serial or Parallel Programming of Switch Array Serial Data Out Allows "Daisy Chaining" Control of Multiple 16 16s to Create Larger Switch Arrays Output Disable Allows Connection of Multiple Devices without Loading the Output Bus Complete Solution Buffered Inputs 16 Output Amplifiers Operates on 5 V or 12 V Supplies Low Supply Current of 54 mA Excellent Audio Performance VS = 12 V 10 V Output Swing 0.002% THD @ 20 kHz Max. 20 V p-p (RL = 600 ) Excellent Video Performance VS = 5 V 10 MHz 0.1 dB Gain Flatness 0.1% Differential Gain Error (RL = 1 k ) 0.1 Differential Phase Error (RL = 1 k ) Excellent AC Performance 3 dB Bandwidth 60 MHz Low All Hostile Crosstalk of 83 dB @ 20 kHz Reset Pin Allows Disabling of All Outputs (Connected to a Capacitor to Ground Provides "Power-On" Reset Capability) 100-Lead LQFP Package (14 mm 14 mm) APPLICATIONS Analog/Digital Audio Routers Video Routers (NTSC, PAL, S-VIDEO, SECAM) Multimedia Systems Video Conferencing CCTV Surveillance PRODUCT DESCRIPTION
CLK
DATA IN UPDATE CE RESET
AD8113
256
SWITCH MATRIX 16 INPUTS
ENABLE/DISABLE
SET INDIVIDUAL OR RESET ALL OUTPUTS TO "OFF"
16 OUTPUTS
The AD8113 is a fully buffered crosspoint switch matrix that operates on ± 12 V for Audio applications and ± 5 V for video applications. It offers a 3 dB signal bandwidth greater than 60 MHz and channel switch times of less than 60 ns with 0.1% settling for use in both analog and digital audio. The AD8113 operated at 20 kHz has crosstalk performance of 83 dB and isolation of 90 dB. In addition, ground/power pins surround all inputs and outputs to provide extra shielding for operation in the most demanding audio routing applications. The differential gain and differential phase of better than 0.1% and 0.1° respectively, along with 0.1 dB flatness out to 10 MHz, make the AD8113 suitable for many video applications.
The AD8113 includes 16 independent output buffers that can be placed into a disabled state for paralleling crosspoint outputs so that off channel loading is minimized. The AD8113 has a gain of +2. It operates on voltage supplies of ± 5 V or ± 12 V while consuming only 34 mA or 31 mA of current, respectively. The channel switching is performed via a serial digital control (which can accommodate "daisy chaining" of several devices) or via a parallel control allowing updating of an individual output without reprogramming the entire array. The AD8113 is packaged in a 100-lead LQFP package and is available over the commercial temperature range of 0°C to 70°C.
REV. 0
Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781/329-4700 World Wide Web Site: http://www.analog.com Fax: 781/326-8703 © Analog Devices, Inc., 2000
AD8113SPECIFICATIONS (T = 25 C, V =
A S
12 V, RL = 600
, unless otherwise noted.)
Min 46 41 Typ 60 60 10 25 10 20 23 100 120 0.1 0.1 0.002 67 83 100 83 14 12 0.3 0.5 0.5 0.7 0.7 0.7 20 0.3 4 5 ± 3.5 ± 10.5 ±3 ± 10 55 ± 4.5 10 ± 1.5 ± 5.0 4 50 1 80 50 20 50 34 45 31 50 34 45 31 8 54 38 50 35 54 38 50 35 13 ± 8.5 2.5 Max Unit MHz MHz MHz MHz MHz ns ns V/µs V/µs % Degrees % dB dB dB dB n V / H z n V / H z % % % % % % ppm/° C k pF V V V V mA mV µV/°C V V pF M µA ns ns mV p-p mA mA mA mA mA mA mA mA mA
Parameter DYNAMIC PERFORMANCE 3 dB Bandwidth
Conditions VOUT = 200 mV p-p, RL = 600 , VS = ± 12 V VOUT = 200 mV p-p, RL = 150 , VS = ± 5 V VOUT = 8 V p-p, RL = 600 , VS = ± 12 V VOUT = 2 V p-p, RL = 150 , VS = ± 5 V 0.1 dB, VOUT = 200 mV p-p, RL =150 , VS = ± 5 V VOUT = 2 V p-p, RL = 150 0.1%, 2 V Step, RL =150 , VS = ± 5 V 2 V Step, RL =150 , VS = ± 5 V 20 V Step, RL =600 , VS = ± 12 V NTSC, RL = 1 k, VS = ± 5 V NTSC, RL = 1 k, VS = ± 5 V 20 kHz, RL = 600 , 20 V p-p f = 5 MHz, RL =150 , VS = ± 5 V f = 20 kHz f = 5 MHz, RL =150 , VS = ±5 V, One Channel f = 20 kHz, One Channel 20 kHz 0.1 MHz10 MHz No Load, VS = ± 12 V, VOUT = ± 8 V RL = 600 , VS = ± 12 V RL = 150 , VS = ± 5 V No Load, Channel-to-Channel RL = 600 , Channel-to-Channel RL = 150 , Channel-to-Channel
Gain Flatness Propagation Delay Settling Time Slew Rate NOISE/DISTORTION PERFORMANCE Differential Gain Error Differential Phase Error Total Harmonic Distortion Crosstalk, All Hostile Off Isolation Input Voltage Noise DC PERFORMANCE Gain Error
Gain Matching
3.5
Gain Temperature Coefficient OUTPUT CHARACTERISTICS Output Resistance Output Capacitance Output Voltage Swing Enabled Disabled Disabled VS = ± 5 V, No Load VS = ± 12 V, No Load IOUT = 20 mA, VS = ± 5 V IOUT = 20 mA, VS = ± 12 V RL = 0 All Configurations Temperature Coefficient No Load, VS = ± 5 V V S = ± 12 V Any Switch Configuration Any Number of Enabled Inputs
3.4 ± 3.2 ± 10.3 ± 2.7 ± 9.8
Short Circuit Current INPUT CHARACTERISTICS Input Offset Voltage Input Voltage Range Input Capacitance Input Resistance Input Bias Current SWITCHING CHARACTERISTICS Enable On Time Switching Time, 2 V Step Switching Transient (Glitch) POWER SUPPLIES Supply Current
± 1.6
50% Update to 1% Settling
AVCC Outputs Enabled, No Load AVCC Output Disabled, VS = ± 12 V AVCC Outputs Enabled, No Load AVCC Output Disabled, VS = ± 5 V AVEE Output Enabled, No Load AVEE Output Disabled, V S = ± 12 V AVEE Output Enabled, No Load AVEE Output Disabled, V S = ± 5 V DVCC Output Enabled, No Load
2
REV. 0
AD8113
Parameter DYNAMIC PERFORMANCE Supply Voltage Range Conditions A V CC A V EE D V CC DC f = 100 kHz f = 1 MHz Operating (Still Air) Operating (Still Air) Min 4.5 12.6 4.5 75 Typ Max 12.6 4.5 5.5 80 60 40 0 to 70 40 Unit V V V dB dB dB °C °C / W
PSRR
OPERATING TEMPERATURE RANGE Temperature Range JA
Specifications subject to change without notice.
TIMING CHARACTERISTICS (Serial)
Parameter Serial Data Setup Time CLK Pulsewidth Serial Data Hold Time CLK Pulse Separation, Serial Mode CLK to UPDATE Delay UPDATE Pulsewidth CLK to DATA OUT Valid, Serial Mode Propagation Delay, UPDATE to Switch On or Off Data Load Time, CLK = 5 MHz, Serial Mode CLK, UPDATE Rise and Fall Times RESET Time
Specifications subject to change without notice.
Symbol t1 t2 t3 t4 t5 t6 t7
Min 20 100 20 100 0 50
Limit Typ
Max
Unit ns ns ns ns ns ns ns ns µs ns ns
200 50 16 100 200
1 CLK 0 1 DATA IN 0 1 = LATCHED UPDATE 0 = TRANSPARENT
t2
t4
LOAD DATA INTO SERIAL REGISTER ON FALLING EDGE OUT 7 (D3) OUT00 (D0)
t1
t3
OUT 7 (D4)
t5
TRANSFER DATA FROM SERIAL REGISTER TO PARALLEL LATCHES DURING LOW LEVEL
t6
t7
DATA OUT
Figure 1. Timing Diagram, Serial Mode
Table I. Logic Levels
VIH RESET, SER/PAR CLK, DATA IN, CE, UPDATE 2.0 V min VIL RESET, SER/PAR CLK, DATA IN, CE, UPDATE 0.8 V max VOH VOL IIH RESET, SER/PAR CLK, DATA IN, CE, UPDATE 20 µA max IIL RESET, SER/PAR CLK, DATA IN, CE, UPDATE 400 µA min IOH IOL
DATA OUT 2.7 V min
DATA OUT 0.5 V max
DATA OUT 400 µA max
DATA OUT 3.0 mA min
REV. 0
3
AD8113 TIMING CHARACTERISTICS (Parallel)
Limit Parameter Data Setup Time CLK Pulsewidth Data Hold Time CLK Pulse Separation CLK to UPDATE Delay UPDATE Pulsewidth Propagation Delay, UPDATE to Switch On or Off CLK, UPDATE Rise and Fall Times RESET Time
Specifications subject to change without notice.
t2
1 CLK 0
Symbol t1 t2 t3 t4 t5 t6
Min 20 100 20 100 0 50
Max
Unit ns ns ns ns ns ns ns ns ns
50 100 200
t4
t1
D0D4 A0A2 1 0
t3
t5
1 = LATCHED UPDATE 0 = TRANSPARENT
t6
Figure 2. Timing Diagram, Parallel Mode
Table II. Logic Levels
VIH RESET, SER/PAR CLK, D0, D1, D2, D3, D4, A0, A1, A2, A3 CE, UPDATE 2.0 V min VIL VOH VOL IIH RESET, SER/PAR CLK, D0, D1, D2, D3, D4, A0, A1, A2, A3 CE, UPDATE 20 µA max IIL RESET, SER/PAR CLK, D0, D1, D2, D3, D4, A0, A1, A2, A3 CE, UPDATE 400 µA min IOH IOL
RESET, SER/PAR CLK, D0, D1, D2, D3, D4, A0, A1, A2, A3 CE, UPDATE DATA OUT DATA OUT 0.8 V max 2.7 V min 0.5 V max
DATA OUT DATA OUT 400 µA max 3.0 mA min
4
REV. 0
AD8113
ABSOLUTE MAXIMUM RATINGS 1 POWER DISSIPATION
Analog Supply Voltage (AVCCAVEE) . . . . . . . . . . . . . 26.0 V Digital Supply Voltage (DVCCDGND) . . . . . . . . . . . . . . 6 V Ground Potential Difference (AGNDDGND) . . . . . . ± 0.5 V Internal Power Dissipation2 . . . . . . . . . . . . . . . . . . . . . 3.1 W Analog Input Voltage3 . . . . . . . . . . . Maintain Linear Output Digital Input Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . DVCC Output Voltage (Disabled Output) . . . . . . . . . . . . . . . . . . . . (AVCC 1.5 V) to (AVEE + 1.5 V) Output Short Circuit Duration . . . . . . . . . . . . . . Momentary Storage Temperature Range . . . . . . . . . . . . 65°C to +125°C Lead Temperature Range (Soldering 10 sec) . . . . . . . . 300°C
NOTES 1 Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. 2 Specification is for device in free air (T A = 25°C): 100-lead plastic LQFP (ST): JA = 40°C/W. 3 To avoid differential input breakdown, in no case should one-half the output voltage (1/2 VOUT) and any input voltage be greater than 10 V potential differential. See output voltage swing specification for linear output range.
The AD8113 is operated with ± 5 V to ± 12 V supplies and c a n drive loads down to 150 (± 5 V) or 600 (± 1 2 V), resulting in a large range of possible power dissipations. For this reason, extra care must be taken derating the operating conditions based on ambient temperature. Packaged in a 100-lead LQFP, the junction-to-ambient thermal impedance ( JA) of the AD8113 is 40°C/W. For long-term reliability, the maximum allowed junction temperature of the plastic-encapsulated die should not exceed 150°C. Temporarily exceeding this limit may cause a shift in parametric performance due to a change in the stresses exerted on the die by the package. Exceeding a junction temperature of 175°C for an extended period can result in device failure. The following curve shows the range of allowed power dissipations that meet these conditions over the commercial range of ambient temperatures.
4.0 TJ = 150 C
MAXIMUM POWER Watts
3.5
3.0
2.5
2.0 0 10 20 30 40 50 AMBIENT TEMPERATURE C 60 70
Figure 3. Maximum Power Dissipation vs. Ambient Temperature
ORDERING GUIDE Model AD8113JST AD8113-EVAL Temperature Range 0°C to 70°C Package Description 100-Lead Plastic LQFP (14 mm × 14 mm) Evaluation Board Package Option ST-100
CAUTION ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD8113 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high-energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.
WARNING!
ESD SENSITIVE DEVICE
REV. 0
5
|
|
