Digchip : Database on electronics components
Electronic components database
Search:                      In section:
Member, Distributor  
Log In
Email:
Password:

Details, datasheet, quote on part number:ADCMP553
 
 
Part:ADCMP553
Description:Single - Supply, High Speed Pecl Comparator in an 8-lead Msop Package
Company:Analog Devices
Datasheet:Download ADCMP553 datasheet   File size : 535 kB
Request For quote:  Find where to buy ADCMP553
 



Datasheet text preview:
Preliminary Technical Data
FEATURES

Single Supply High Speed PECL Comparators ADCMP551/ADCMP552/ADCMP553
FUNCTIONAL BLOCK DIAGRAM
NONINVERTING INPUT Q OUTPUT

Single power supply 750 ps propagation delay input to output 100 ps propagation delay dispersion Differential PECL compatible outputs Differential latch control Internal latch pull-up resistors Power supply rejection greater than 70 dB 750 ps minimum pulse width Equivalent input rise time bandwidth > 750 MHz Typical output rise/fall of 500 ps Programmable Hysteresis

INVERTING INPUT

ADCMP551/ ADCMP552/ ADCMP553
Q OUTPUT
04722-0-001

LATCH ENABLE INPUT

LATCH ENABLE INPUT

Figure 1.

GENERAL DESCRIPTION
The ADCMP551/ADCMP552/ADCMP553 are single supply, high speed comparators fabricated on Analog Devices' proprietary XFCB process. The devices feature a 750 ps propagation delay with less than 150 ps overdrive dispersion. Dispersion, a measure of the difference in propagation delay under differing overdrive conditions, is a particularly important characteristic of high speed comparators. A separate programmable hysteresis pin is available on the ADCMP552. A differential input stage permits consistent propagation delay with a common-mode range from ­0.2 V to VCCI ­ 2.0 V. Outputs are complementary digital signals are fully compatible with PECL 10 K and 10 KH logic families. The outputs provide sufficient drive current to directly drive transmission lines terminated in 50 to VCCO - 2 V. A latch input is included and permits tracking, track-and-hold, or sample-and-hold modes of operation. The latch input pins contain internal pullups that set the latch in tracking mode when left open. The ADCMP551/ADCMP552/ADCMP553 are specified over the ­40°C to +85°C industrial temperature range. The ADCMP551 is available in a 16-lead QSOP package; the ADCMP552 is available in a 20-lead QSOP package; and the ADCMP553 is available in an 8-lead MSOP package.

APPLICATIONS
Automatic test equipment High speed instrumentation Scope and logic analyzer front ends Window comparators High speed line receivers Threshold detection Peak detection High speed triggers Patient diagnostics Disk drive read channel detection Hand-held test instruments Zero crossing detectors Line receivers and signal restoration Clock drivers

Rev. PrB
Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 www.analog.com Fax: 781.326.8703 © 2004 Analog Devices, Inc. All rights reserved.

ADCMP551/ADCMP552/ADCMP553 TABLE OF CONTENTS
Specifications.... 3 Absolute Maximum Ratings... 5 Thermal Considerations..... 5 ESD Caution.......... 5 Pin Configuration and Function Descriptions..... 6 Typical Performance Characteristics ............ 8 Timing Information ..... 10 Application Information....... 11

Preliminary Technical Data

Clock Timing Recovery.... 11 Optimizing High Speed Performance .... 11 Comparator Propagation Delay Dispersion ... 11 Comparator Hysteresis ..... 12 Minimum Input Slew Rate Requirement ........ 12 Typical Application Circuits ......... 13 Outline Dimensions ..... 14 Ordering Guide ........ 14

REVISION HISTORY
Revision PrA: Preliminary Version

Rev. PrB | Page 2 of 14

Preliminary Technical Data SPECIFICATIONS
VCCI = 3.3 V, VCCO = 3.3 V, TA = 25°C, unless otherwise noted. Table 1. ADCMP551/ADCMP552/ADCMP553 Electrical Characteristics
Parameter DC INPUT CHARACTERISTICS Input Voltage Range Input Differential Voltage Range Input Offset Voltage Input Offset Voltage Channel Matching Offset Voltage Tempco Input Bias Current Input Bias Current Tempco Input Offset Current Input Capacitance Input Resistance, Differential Mode Input Resistance, Common Mode Active Gain Common-Mode Rejection Ratio Hysteresis LATCH ENABLE CHARACTERISTICS Latch Enable Voltage Range Latch Enable Differential Voltage Range Latch Enable Input High Current Latch Enable Input Low Current LE Voltage, Open LE Voltage, Open Latch Setup Time Latch Hold Time Latch to Output Delay Latch Minimum Pulse Width DC OUTPUT CHARACTERISTICS Output Voltage--High Level Output Voltage--Low Level Rise Time Fall Time AC PERFORMANCE Propagation Delay Propagation Delay Tempco Prop Delay Skew--Rising Transition to Falling Transition Within Device Propagation Delay Skew--Channel-to-Channel Overdrive Dispersion Overdrive Dispersion Slew Rate Dispersion Pulse Width Dispersion Duty Cycle Dispersion Common-Mode Voltage Dispersion Symbol Conditions

ADCMP551/ADCMP552/ADCMP553

Min -0.2 -3 -10.0

Typ

Max VCCI ­ 2.0 +3 +10.0

Unit V V mV mV µV/°C µA nA/°C µA pF k k dB dB mV V V µA µA V V ps ps ps ps V V ps ps ps ps ps/°C ps ps ps ps ps ps ps ps

VOS VOS/dT IIN

-IN = 0 V, +IN = 0 V

-IN = -0.2 V, +IN = +1.3 V

-10.0 -3.0

CIN

AV CMRR

VCM = -0.2 V to +1.3 V RHYS = VCCI ­ 1.8 0.4 -150 -150 VCCI ­ 0.15 VCCI/2 ­ 0.075

±3.0 ±3.0 10.0 ±7 0.5 ±1.0 1.0 100 600 60 70 ±0.5

+10.0 +3.0

tS tH tPLOH, tPLOL tPL VOH VOL tR tF tPD tPD/dT

@ VCCI ­ 0.8 V @ VCCI ­ 1.8 V Latch inputs not connected Latch inputs not connected VOD = 250 mV VOD = 250 mV VOD = 250 mV VOD = 250 mV PECL 50 to VDD - 2.0 V PECL 50 to VDD - 2.0 V 10% to 90% 10% to 90% VOD = 1 V VOD = 20 mV VOD = 1 V VOD = 1 V VOD = 1 V 50 mV VOD 100 mV 100 mV VOD 1.5 V 0.4 V/ns SR 1.33 V/ns 750 ps PW 10 ns 33 MHz, 1 V/ns, VCM = 0.5 V 1 V swing, 0.3 V VCM 0.8 V

VCCI ­ 0.8 1.0 +150 +150 VCCI VCCI/2 + 0.075 500 500 750 750

VCCO - 1.05 VCCO - 1.95 500 500 750 850 0.5 100 100 100 100 100 50 50 100

VCCO - 0.81 VCCO - 1.54

Rev. PrB | Page 3 of 14

ADCMP551/ADCMP552/ADCMP553
Parameter AC PERFORMANCE (continued) Equivalent Input Rise Time Bandwidth1 Maximum Toggle Rate Minimum Pulse Width Unit-to-Unit Propagation Delay Skew POWER SUPPLY (ADCMP551/ADCMP552) Input Supply Current Output Supply Current Output Supply Current Input Supply Voltage Output Supply Voltage Positive Supply Differential Power Dissipation Power Dissipation DC Power Supply Rejection Ratio--VCCI DC Power Supply Rejection Ratio--VCCO POWER SUPPLY (ADCMP553) Positive Supply Current Positive Supply Current Positive Supply Voltage Power Dissipation Power Dissipation DC Power Supply Rejection Ratio -- VCC HYSTERESIS (ADCMP552 Only) Programmable Hysteresis Symbol BWEQ PWMIN Conditions 0 V to 1 V swing, 2 V/ns >50% output swing tPD < 50 ps Min

Preliminary Technical Data
Typ 750 650 750 100 12.5 6 62 3.3 3.3 55 115 70 70 9 35 3.3 30 60 70 16 9 70 5.25 5.25 +2.3 70 140 Max Unit MHz MHz ps ps mA mA mA V V V mW mW dB dB mA mA V mW mW dB mV

IVCCI IVCCO VCCI VCCO VCCO - VCCI PD PSRRVCCI PSRRVCCO IVCC VCC PD PSRRVCC

@ 3.3 V @ 3.3 V without load @ 3.3 V with load Dual Dual Dual, without load Dual, with load

3.135 3.135 ­0.2

@ 3.3 V without load @ 3.3 V with load Dual Dual, without load Dual, with load

3.135

11 42 5.25 40 75

0

40

1

Equivalent input rise time bandwidth assumes a first order input response and is calculated by the following formula: BWEQ = .22/(trCOMP2-trIN2), where trIN is the 20/80 input transition time applied to the comparator and trCOMP is the effective transition time as digitized by the comparator input. Rev. PrB | Page 4 of 14

Preliminary Technical Data ABSOLUTE MAXIMUM RATINGS
Table 2.
Parameter Supply Voltages Input Supply Voltage (VCCI to GND) Output Supply Voltage (VCCO to GND) Ground Voltage Differential Input Voltages Input Common-Mode Voltage Differential Input Voltage Input Voltage, Latch Controls Output Output Current Temperature Operating Temperature, Ambient Operating Temperature, Junction Storage Temperature Range Rating -0.5 V to +6.0 V -0.5 V to +6.0 V -0.5 V to +0.5 V -0.5 V to +3.5 V -4.0 V to +4.0 V -0.5 V to +5.5 V 30 mA -40°C to +85°C 125°C -65°C to +150°C

ADCMP551/ADCMP552/ADCMP553

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

THERMAL CONSIDERATIONS
The ADCMP551 16-lead QSOP package has a JA (junction-toambient thermal resistance) of TBD°C/W in still air. The ADCMP552 20-lead QSOP package has a JA (junction-toambient thermal resistance) of TBD°C/W in still air. The ADCMP553 8-lead MSOP package has a JA (junction-toambient thermal resistance) of TBD°C/W in still air.

ESD CAUTION
ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.

Rev. PrB | Page 5 of 14