|
Details, datasheet, quote on part number:DBS901
| |
Datasheet text preview:
DBS 901/ 901HV/901LM
VXI Arbitrary Waveform Generator Plug-In Module
Plugs into the Analogic DBS 9900 "C" size VXI Carrier Module
The DBS 901/901HV/901LM are high-speed (100 MHz), 14-bit, Arbitrary Waveform Generator modules that plug into the Analogic DBS 9900 "C" size VXI carrier module. Up to two DBS 901s can be installed in a single DBS 9900. This mother/daughterboard concept allows a single VXI chassis slot to provide multiple functions, thereby maximizing VXI resources and decreasing the cost per slot. The DBS 901 provides a combination of speed and resolution that, until now, was not available and continues the Analogic tradition of providing the highest possible state-of-the-art performance at the lowest price available. The DBS 901, when combined with the DBS 9900 carrier module, provides extremely versatile clock and trigger sources via internal circuitry, front panel connectors, and VXI TTLTRG or ECLTRG lines. The internal clock can drive all plug-in function modules simultaneously so that clock skew and delays are reduced to an absolute minimum. This allows coherent operation with other plugin modules in the DBS 9XX series of digitizers and waveform generators as well as multiple DBS 901s. Programmable trigger and clock thresholds are also provided for each plug-in function module. On-board waveform memory is segmentable and has branching and looping capability, allowing generation of complex waveform sequences while minimizing the amount of memory required. The VXI Plug & Play compliant software driver supports all functions of the DBS 901 and provides automatic recognition and configuration for all plug-in modules that are installed in the DBS 9900 carrier unit. Source code is included as well as .DLL files to allow easy porting to most popular programming environments. These drivers go beyond VXI Plug & Play requirements to ensure system integration and software development time are reduced to an absolute minimum.
Features
1 MS/8 MS Segmentable Waveform Memory with Branching and Looping Flexible Clock and Trigger Sources Programmable Trigger and Clock Thresholds Calibration Signal Port Self-Calibrating Gain & Offset Built-In Self-Test
Applications
Semiconductor Device Testing Video Signal Simulation Digital Communications Signal Simulation Vibration Excitation Research & Development Ultrasound
b
us
Figure 1. DBS 9900 with Two DBS 9XX Boards (One Installed).
DBS 901/ 901HV/901LM
Specifications1
ANALOG OUTPUT
Parameter Number of Channels Impedance Output Voltage Ranges 901/901LM 901HV Crosstalk Rejection Absolute Amplitude Accuracy Slew Rate Channel to Channel ±0.5V range All other ranges (10 kHz to 50 MHz) (100 MS/s Clock, 50 MHz Output Signal) Conditions Single Ended Programmable Terminated output. Open circuit range is 2X terminated range Value One 50 or 75 ±0.5V, ±1.0V, ±2V, ±5.0V Parameter Offset Tempco Offset Gain Tempco Waveform Gain Tempco
STABILITY
Conditions ±0.5V range 0V offset Value ±1 mV/°C ±250 ppm/°C of FSR ±250 ppm/°C of FSR
±0.25V, ±0.5V, ±1.0V ±2.0V, ±4.0V and ±7.5V >100 dB at 1 MHz >1% ±2% Not Slew Rate Limited 1% worst case 12 bits ±2.5V Greater than full scale amplitude range ±5V max. 0 to 8 dB 12 bits of FSR ±1.5 dB ±0.2 dB
WAVEFORM DATA MEMORY
Parameter Coding & Format Size Segment Length Number of Segments Looping Value Two's complement, 14 bit left justified 1 MS for DBS901 & 901HV 8 MS for DBS 901LM 10 samples to 64 ks 1 to 43,687 1 to 64k repetitions or continuous
DC Offset Accuracy DC Offset Resolution Terminated output. Open DC Offset Range 901/901LM circuit range is 2X 901HV terminated range. Gain Trim Adjust Gain Trim Resolution 100 kHz to 50 MHz Amplitude Flatness 0 to 10 MHz Full scale output, 0V offset. ±0.5V and ±1V ranges. Slightly degraded for ±2V and ±5V ranges. Short Circuit/Over10 ms response time current Protection Reconstruction Filter 3rd order Bessel lowpass SFDR 1 MHz output 10 MHz output Full scale output, 0V offset. ±0.5V and ±1V ranges. Slightly degraded for ±2V and ±5V ranges. Peak Harmonic 1 MHz signal @ ±0.5V Distortion with 0V offset. Slightly degraded for ±2V & ±5V FSR.
RELIABILITY
Parameter MTBF Conditions Determined by the Generic Parts Count method of MIL-HDBK217F for a Ground Benign environment at a temperature of 30°C Value >45,000 Hours
ENVIRONMENTAL & MECHANICAL
Parameter Conditions Value 0°C to +40°C for rated spec. 25°C to +75°C 4 litre/sec. 90% max. 2G 30G 5.0 oz (142g) 8 in. x 4 in., (20.32 cm x 10.16 cm) Ambient Operating Temperature Range Non-condensing Storage Temperature Range For 10°C Rise at 10 mm Cooling Air Flow H2O back pressure Relative Humidity Non-condensing Vibration Shock Weight Sinusoidal at 55 Hz 11 ms half sine pulse
±200 mA min.
None, 5 MHz or 20 MHz 80 dBc min. 70 dBc
74 dBc max.
Size
EMC & SAFETY AGENCY COMPLIANCE
Designed to meet all requirements for safety, RF emissions and immunity for marketing in the U.S., Canada and Europe. Value See DBS 9900 specs. Per VXI Specification 19 ns min. width Notes 1. All specifications are for modules installed in DBS 9900 carrier module unless otherwise stated. Please refer to DBS9900 data sheet for power specifications. Specifications subject to change without notice
TRIGGERS
Parameter Internal External Conditions Set softwarebit Via front panel inputs Via VXI TTLTRG lines Latency=11 clock periods Via front panel, TTL, falling edge
Advance/Branch
CLOCK
Parameter Internal External External Reference Clock Conditions See DBS 9900 carrier module specs. Also see DBS 9900 carrier module specs. Via front panel input Also see DBS 9900 carrier module specs. Value 95 Hz to 100 MHz 0 to 100 MHz 10 MHz
Ordering Guide
DBS 901 DBS 901HV DBS 901LM 1M sample memory, 20V p-p output 1M sample memory, 30V p-p output 8M sample memory, 20V p-p output
Analogic Corporation Test & Measurement Division 8 Centennial Drive Peabody, MA 01960-7987, USA Tel: (978) 977-3000 Fax: (978) 977-6814 email: t&m_info@analogic.com www.analogic.com
MARKERS
Parameter Output available Width & position resolution Conditions Via front panel connector and VXI TTLTRG Programmable Value 2 One clock period min.
Printed in U.S.A. © 2000, 2001 ANALOGIC Corporation Bulletin No. 16-100678 REV 0 8/01
|
|
