|Category||Memory => Flash => 4 Mb|
|Description||4-megabit (256kx16) 3v Only CMOS Flash Memory|
|Datasheet||Download AT49BV4096 datasheet
2.7V Read 5V Program/Erase Fast Read Access Time 120 ns Internal Erase/Program Control Sector Architecture One 8K Words (16K bytes) Boot Block with Programming Lockout Two 8K Words (16K bytes) Parameter Blocks One 232K Words (464K bytes) Main Memory Array Block Fast Sector Erase Time - 10 seconds Word-By-Word Programming - 10 µs/Word Hardware Data Protection DATA Polling For End Of Program Detection Low Power Dissipation 25 mA Active Current 50 µA CMOS Standby Current Typical 10,000 Write CyclesDescription
The AT49BV4096 and AT49LV4096 are 3-volt, 4-megabit Flash Memories organized as 256K words of 16 bits each. Manufactured with Atmel's advanced nonvolatile CMOS technology, the devices offer access times 120 ns with power dissipation of just at 2.7V read. When deselected, the CMOS standby current is less than 50 µA. To allow for simple in-system reprogrammability, the AT49BV4096/LV4096 does not require high input voltages for programming. Reading data out of the device is similar (continued)Pin Name OE WE RESET VPP I/O15 NC Function Addresses Chip Enable Output Enable Write Enable Reset
Program/Erase Power Supply Data Inputs/Outputs No Connect SOIC (SOP)
to reading from an EPROM; it has standard CE, OE, and WE inputs to avoid bus contention. Reprogramming the AT49BV4096/LV4096 is performed by first erasing a block of data and then programming on a word-by-word basis. The device is erased by executing the erase command sequence; the device internally controls the erase operation. The memory is divided into three blocks for erase operations. There are two 8K word parameter block sections and one sector consisting of the boot block and the main memory array block. The AT49BV4096/LV4096 is programmed on a word-by-word basis. The device has the capability to protect the data in the boot block; this feature is enabled by a command sequence.
Once the boot block programming lockout feature is enabled, the data in the boot block cannot be changed when input levels of 3.6 volts or less are used. The typical number of program and erase cycles is in excess of 10,000 cycles. The optional 8K word boot block section includes a reprogramming lock out feature to provide data integrity. The boot sector is designed to contain user secure code, and when the feature is enabled, the boot sector is protected from being reprogrammed. During a chip erase, sector erase, or word programming, the VPP pin must ± 10%.
READ: The AT49BV4096/LV4096 is accessed like an EPROM. When CE and OE are low and WE is high, the data stored at the memory location determined by the address pins is asserted on the outputs. The outputs are put in the high impedance state whenever OE is high. This dual-line control gives designers flexibility in preventing bus contention. COMMAND SEQUENCES: When the device is first powered on it will be reset to the read or standby mode depending upon the state of the control line inputs. In order to perform other device functions, a series of command sequences are entered into the device. The command sequences are shown in the Command Definitions table - I/O15 are don't care inputs for the command codes). The command sequences are written by applying a low pulse on the or CE input with or WE low (respectively) and OE high. The address is latched on the falling edge CE or WE, whichever occurs last. The data is latched by the first rising edge CE or WE. Standard microprocessor write timings are used. The address locations used in the command sequences are not affected by entering the command sequences. RESET: A RESET input pin is provided to ease some system applications. When RESET at a logic high level, the device is in its standard operating mode. A low level on the RESET input halts the present device operation and puts the outputs of the device in a high impedance state. When a high level is reasserted on the RESET pin, the device returns to the Read or Standby mode, depending upon the state of the control inputs. By applying ± 0.5V input signal to the RESET pin the boot block array can be reprogrammed even if the boot block program lockout feature has been enabled (see Boot Block Programming Lockout Override section). ERASURE: Before a word can be reprogrammed, it must be erased. The erased state of memory bits is a logical "1". The entire device can be erased by using the Chip Erase command or individual sectors can be erased by using the Sector Erase commands.
CHIP ERASE: The entire device can be erased at one time by using the 6-byte chip erase software code. After the chip erase has been initiated, the device will internally time the erase operation so that no external clocks are required. The maximum time to erase the chip is tEC. If the boot block lockout has been enabled, the Chip Erase will not erase the data in the boot block; it will erase the main memory block and the parameter blocks only. After the chip erase, the device will return to the read or standby mode. SECTOR ERASE: As an alternative to a full chip erase, the device is organized into three sectors that can be individually erased. There are two 8K word parameter block sections and one sector consisting of the boot block and the main memory array block. The Sector Erase command is a six bus cycle operation. The sector address is latched on the falling WE edge of the sixth cycle while the 30H data input command is latched at the rising edge of WE. The sector erase starts after the rising edge WE of the sixth cycle. The erase operation is internally controlled; it will automatically time to completion. When the boot block programming lockout feature is not enabled, the boot block and the main memory block will erase together (from the same sector erase command). Once the boot region has been protected, only the main memory array sector will erase when its sector erase command is issued. WORD PROGRAMMING: Once a memory block is erased, it is programmed (to a logical on a word-by-word basis. Programming is accomplished via the internal device command register and a 4 bus cycle operation. The device will automatically generate the required internal program pulses. Any commands written to the chip during the embedded programming cycle will be ignored. If a hardware reset happens during programming, the data at the location being programmed will be corrupted. Please note that a data "0" cannot be programmed back a "1"; only erase operations can convert to "1"s. Programming is completed after the specified tBP cycle time. The DATA polling feature may also be used to indicate the end of a program cycle. BOOT BLOCK PROGRAMMING LOCKOUT: The device has one designated block that has a programming lockout feature. This feature prevents programming of data in the designated block once the feature has been enabled. The size of the block is 8K words. This block, referred to as the boot block, can contain secure code that is used to bring up the system. Enabling the lockout feature will allow the boot code to stay in the device while data in the rest of the device is updated. This feature does not have to be activated; the boot block's usage as a write protected region is optional to the user. The address range of the boot block to 01FFFH. Once the feature is enabled, the data in the boot block can no longer be erased or programmed when input levels 5.5V or less are used. Data in the main memory block can still be changed through the regular programming method. To activate the lockout feature, a series of six program commands to specific addresses with specific data must be performed. Please refer to the Command Definitions table. BOOT BLOCK LOCKOUT DETECTION: A software method is available to determine if programming of the boot block section is locked out. When the device is in the software product identification mode (see Software Product Identification Entry and Exit sections) a read from address location 00002H will show if programming the boot block is locked out. If the data I/O0 is low, the boot block can be programmed; if the data I/O0 is high, the program lockout feature has been enabled and the block cannot be programmed. The software product identification exit code should be used to return to standard operation. BOOT BLOCK PROGRAMMING LOCKOUT OVERRIDE: The user can override the boot block programming lockout by taking the RESET pin ± 0.5 volts. By doing this protected boot block data can be altered through a chip erase, sector erase or word programming. When the RESET pin is brought back to TTL levels the boot block programming lockout feature is again active. PRODUCT IDENTIFICATION: The product identification mode identifies the device and manufacturer as Atmel. It may be accessed by hardware or software operation. The hardware operation mode can be used by an external programmer to identify the correct programming algorithm for the Atmel product. For details, see Operating Modes (for hardware operation) or Software Product Identification. The manufacturer and device code is the same for both modes. DATA POLLING: The AT49BV4096/LV4096 features DATA polling to indicate the end of a program cycle. During a program cycle an attempted read of the last byte loaded will result in the complement of the loaded data on I/O7. Once the program cycle has been completed, true data is valid on all outputs and the next cycle may begin. During a chip or sector erase operation, an attempt to read the device will give on I/O7. Once the program or erase cycle has completed, true data will be read from the device. DATA polling may begin at any time during the program cycle. TO T: DATA AT49BV4096/LV4096 provides another method for determining the end of a program or erase cycle. During a program or erase operation, successive attempts to read data from the device will result in I/O6 toggling between one and zero. Once the program cycle has completed, I/O6 will stop toggling and valid data will be read. Examining the toggle bit may begin at any time during a program cycle.
|Related products with the same datasheet|
|Some Part number from the same manufacture ATMEL Corporation|
|AT49BV4096-15 4-megabit (256kx16) 3v Only CMOS Flash Memory|
|AT49BV4096A 4-megabit (512k X 8/ 256k X 16) Single 2.7-volt Battery-voltage (tm) Flash Memory|
|AT49BV512 512k (64kx8) Single 2.7v Battery-voltage (tm) Flash Memory|
|AT49BV8011 8M Bit, 2.7-Volt Read And 2.7-Volt Byte-write Sectored Flash, Bottom Boot|
|AT49BV8192 8-megabit 512k X 16 CMOS Flash Memory|
|AT49BV8192A 8M Bit, 2.7-Volt Read And 2.7-Volt Byte-Write, Bottom Boot|
AT49F020-70TC : 2-mb (256kx8) 5-v Only Flash Memory
AT89C51-12QC : CISC->8051/80C51 Family->EEPROM/Flash 8-bit Microcontroller With 4k Bytes Flash
5962-0420401HYA : Triple Spacewire Links High Speed Controller
5962-0420501HYA : Triple Spacewire Links High Speed Controller
T89C51RC2-3CTIM : 0 to 40 MHz Flash Programmable 8-bit Microcontroller
AT24C02SC-10WI : Two-wire Serial Eeprom Smart Card Modules
AT89C51CC03UA-7CTUM : 8-bit Microcontroller with 4K Bytes Flash
ATMEGA32L-8ML : 8-BIT, FLASH, 16 MHz, RISC MICROCONTROLLER, PQFP44 Specifications: Life Cycle Stage: ACTIVE ; Clock Speed: 16 MHz ; ROM Type: Flash ; Supply Voltage: 4.5 to 5.5 volts ; I/O Ports: 32 ; Package Type: TQFP, Other, 10 X 10 MM, 1 MM HEIGHT, 0.80 MM PITCH, PLASTIC, MS-026ACB, TQFP-44 ; Operating Range: Commercial ; Pin Count: 44 ; Operating Temperature:
T89C5121-RLTIL : 8-BIT, FLASH, 16 MHz, MICROCONTROLLER, PQFP44 Specifications: Life Cycle Stage: ACTIVE ; Clock Speed: 16 MHz ; ROM Type: Flash ; Supply Voltage: 2.85 to 5.4 volts ; Package Type: Other, VQFP-44 ; Operating Range: Industrial ; Pin Count: 44 ; Operating Temperature: -40 to 85 C (-40 to 185 F)
5962-00B0222V7C : FPGA, UUC Specifications: System Gates: 91000 ; Package Type: Other, DIE ; Logic Family: CMOS ; Operating Temperature: -55 to 125 C (-67 to 257 F) ; Supply Voltage: 3.3V
ATSAMG51G18A-UUT : IC MCU 32Bit 256KB FLASH 49WLCSP Specifications: Family: Embedded - Microcontrollers ; Series: SAM G51 ; Packaging : Cut Tape (CT) ; Core Processor: ARM® Cortex®-M4 ; Core Size: 32-Bit ; Speed: 48MHz ; Connectivity: I²C, SPI, UART/USART ; Peripherals: DMA, POR, PWM, WDT ; Number of I/O: 38 ; Program Memory Si
A62S6316 : SRAM. SRAM Low Power & Low Voltage 1Mb X16. Document Title X 16 BIT LOW VOLTAGE CMOS SRAM Revision History n Operating voltage: 3.3V n Access times: 70ns (max.) n Current: A62S6316H: Operating: 50mA (max.) Standby: 15µA (max.) Full static operation, no clock or refreshing required All inputs and outputs are directly TTL-compatible Common I/O using three-state output Data retention voltage: 2V (min.).
BP5320 : Power Supply Pcmcia / Flash Memory. The / DC converter for supplying power to PCMCIA flash memory. From a power supply (+5V) for PCMCIA operations, the IC supplies a voltage for programming operations (+12V). Compact and thin surface-mounted package with embossing tape for automatic mounting. FApplications Personal computers, CD-ROM players, portable information devices, and other PCMCIA-slot.
CY7C1373CV25-100AC : NoBL. Nobl Synchronous SRAM. Pin compatible and functionally equivalent to ZBT devices Supports 133-MHz bus operations with zero wait states Data is transferred on every clock Internally self-timed output buffer control to eliminate the need to use asynchronous OE Registered inputs for Flow-Through operation Byte Write capability Common I/O architecture Single 2.5V power supply.
CY7C277-30PC : . Windowed for reprogrammability CMOS for optimum speed/power High speed 30-ns address set-up 15-ns clock to output Low power 60 mW (commercial) 715 mW (military) Programmable address latch enable input Programmable synchronous or asynchronous output enable On-chip edge-triggered output registers EPROM technology, 100% programmable Slim 300-mil, 28-pin.
EDI88257CA : SRAM. Organization = 256Kx8 ;; Speed (ns) = 17-55 ;; Volt = 5 ;; Package = 32 Dip ;; Temp = C,i,m,b ;;.
FM25C040ULZ : 4K-Bit Serial CMOS EePROM (SPI Bus Interface). The 4K (4,096) bit serial interface CMOS EEPROM (Electrically Erasable Programmable Read-Only Memory). This device fully conforms to the SPI 4-wire protocol which uses Chip Select (/CS), Clock (SCK), Data-in (SI) and Dataout (SO) pins to synchronously control data transfer between the SPI microcontroller and the EEPROM. In addition, the serial interface.
HY62SF16404E : Super Low Power Slow SRAM. 256Kx16bit Full CMOS SRAM. Revision 01 02 History Initial Draft Package Height Changed 0.9mm ISB1 Changed 6uA 10uA VOH Changed 1.6V 1.4V Icc Changed 0.5mA 1.0mA Draft Date Mar.05.2002 May.17.2002 Remark Preliminary AC Test Loads 3150Ohm AC Test Conditions - Output Load changed 30pF - Input Pulse Level to Vcc-0.2 This document is a general product and is subject to change without.
HYMD2327268 : 256 MB. 32Mx72 Bits Unbuffered DDR Sdram Dimm. Hynix HYMD232726(L)8-K/H/L series is unbuffered 184-pin double data rate Synchronous DRAM Dual In-Line Memory Modules (DIMMs) which are organized as 32Mx72 high-speed memory arrays. Hynix HYMD232726(L)8-K/H/L series consists of nine 32Mx8 DDR SDRAM in 400mil TSOP II packages a 184pin glass-epoxy substrate. Hynix HYMD232726(L)8-K/H/L series provide a high.
N74F1763N : Intelligent DRAM Controller Idc. Product Supersedes data of 1989 Nov 17 IC15 Data Handbook 1999 Jan 08 DRAM signal timing generator Automatic refresh circuitry Selectable row address hold and RAS precharge times Facilitates page mode accesses Controls 1 MBit DRAMs Intelligent burst-mode refresh after page-mode access cycles The Philips Semiconductors Intelligent Dynamic RAM Controller.
TC55V2001F : 2m CMOS Static RAM: 256kx8.
THMY6480H1EG-80 : Form = DIMM-168pin ;; Type = Unbuffered ;; Density (MB) = 64MB ;; Config. = 8Mx64 ;; Comp. = 8Mx16 ;; = PC100 ;; Date = 1998/11/25.
SST38VF6404 : 64 Mbit (x16) Advanced Multi-Purpose Flash Plus The SST38VF6404 device is a 4M x16 CMOS Advanced Multi-Purpose Flash Plus (Advanced MPF+) manufactured with SST proprietary, high-performance CMOS SuperFlash technology. The split-gate cell design and thick-oxide tunneling injector attain better reliability and manufacturability compared with alternate.
IS61LV632A-4.5PQ : 32K X 32 CACHE SRAM, 4.5 ns, PQFP100. s: Memory Category: SRAM Chip ; Density: 1049 kbits ; Number of Words: 32 k ; Bits per Word: 32 bits ; Package Type: QFP, PLASTIC, QFP-100 ; Pins: 100 ; Logic Family: CMOS ; Supply Voltage: 3.3V ; Access Time: 4.5 ns ; Operating Temperature: 0 to 70 C (32 to 158 F).
NT5DS128M4BF-5T : 128M X 4 DDR DRAM, 0.65 ns, PBGA60. s: Memory Category: DRAM Chip ; Density: 536871 kbits ; Number of Words: 128000 k ; Bits per Word: 4 bits ; Package Type: BGA, 0.80 X 1 MM PITCH, BGA-60 ; Pins: 60 ; Logic Family: CMOS ; Supply Voltage: 2.6 ; Access Time: 0.6500 ns ; Operating Temperature: 0 to 70 C (32 to 158 F).
W3EG72255S202AJD3 : 256M X 72 DDR DRAM MODULE, 0.8 ns, DMA184. s: Memory Category: DRAM Chip ; Density: 19327353 kbits ; Number of Words: 256000 k ; Bits per Word: 72 bits ; Package Type: DIMM-184 ; Pins: 184 ; Supply Voltage: 2.5V ; Access Time: 0.8000 ns ; Operating Temperature: 0 to 70 C (32 to 158 F).
25LC040-I/SNROC : 512 X 8 SPI BUS SERIAL EEPROM, PDSO8. s: Density: 4 kbits ; Number of Words: 512 k ; Bits per Word: 8 bits ; Bus Type: Serial ; Production Status: Full Production ; Data Rate: 3 MHz ; Logic Family: CMOS ; Supply Voltage: 3.3V ; Package Type: 0.150 INCH, PLASTIC, MS-012, SOIC-8, SOIC ; Pins: 8 ; Operating Range: Industrial ; Operating Temperature: -40 to 85 C (-40.
5662-8606310UA : 32K X 8 UVPROM, 55 ns, CQCC32. s: Memory Category: PROM ; Density: 262 kbits ; Number of Words: 32 k ; Bits per Word: 8 bits ; Package Type: CERAMIC, LCC-32 ; Pins: 32 ; Logic Family: CMOS ; Supply Voltage: 5V ; Access Time: 55 ns ; Operating Temperature: -55 to 125 C (-67 to 257 F).
71V632S6PFG71V632S6 : CACHE SRAM, PQFP100. s: Memory Category: SRAM Chip ; Package Type: TQFP, 20 X 14 MM, 1.40 MM HEIGHT, GREEN, PLASTIC, MO-136DJ, TQFP-100 ; Pins: 100.