|Category||Memory => Flash => 8 Mb|
|Description||8-megabit 512k X 16 CMOS Flash Memory|
|Datasheet||Download AT49BV8192 datasheet
|Cross ref.||Similar parts: A29L800B|
2.7V Read 5V Program/Erase Fast Read Access Time 120 ns Internal Erase/Program Control Sector Architecture One 8K Words (16K bytes) Boot Block with Programming Lockout Two 8K Words (16K bytes) Parameter Blocks One 488K Words (976K bytes) Main Memory Array Block Fast Sector Erase Time - 10 seconds Word-By-Word Programming - 30 µs/Word Hardware Data Protection DATA Polling For End Of Program Detection Low Power Dissipation 25 mA Active Current 50 µA CMOS Standby Current Typical 10,000 Write CyclesDescription
The AT49BV8192 and AT49LV8192 are 3-volt, 8-megabit Flash Memories organized as 512K words of 16 bits each. Manufactured with Atmel's advanced nonvolatile CMOS technology, the devices offer access times 120 ns with power dissipation of just at 2.7V read. When deselected, the CMOS standby current is less than 50 µA. (continued)
Pin Name OE WE RESET VPP I/O15 NC Function Addresses Chip Enable Output Enable Write Enable Reset Program/Erase Power Supply Data Inputs/Outputs No Connect TSOP Top View Type 1
The device contains a user-enabled "boot block" protection feature. Two versions of the feature are available: the AT49BV/LV8192 locates the boot block at lowest order addresses ("bottom boot"); the AT49BV/LV8192T locates it at highest order addresses ("top boot") To allow for simple in-system reprogrammability, the AT49BV/LV8192 does not require high input voltages for programming. Reading data out of the device is similar to reading from an EPROM; it has standard CE, OE, and WE inputs to avoid bus contention. Reprogramming the AT49BV/LV8192 is performed by first erasing a block of data and then programming on a word-by-word basis. The device is erased by executing the erase command sequence; the device internally controls the erase operation. The memory is divided into three blocks for erase operations. There are two 8K word parameter block sections and one sector consisting of the boot block and the
main memory array block. The AT49BV/LV8192 is programmed on a word-by-word basis. The device has the capability to protect the data in the boot block; this feature is enabled by a command sequence. Once the boot block programming lockout feature is enabled, the data in the boot block cannot be changed when input levels of 3.6 volts or less are used. The typical number of program and erase cycles is in excess of 10,000 cycles. The optional 8K word boot block section includes a reprogramming lock out feature to provide data integrity. The boot sector is designed to contain user secure code, and when the feature is enabled, the boot sector is protected from being reprogrammed. During a chip erase, sector erase, or word programming, the VPP pin must ± 10%.
INPUT/OUTPUT BUFFERS PROGRAM DATA LATCHES Y-GATING MAIN MEMORY (488K WORDS) PARAMETER BLOCK 2 8K WORDS PARAMETER BLOCK 1 8K WORDS BOOT BLOCK 8K WORDSINPUT/OUTPUT BUFFERS PROGRAM DATA LATCHES Y-GATING
BOOT BLOCK 8K WORDS PARAMETER BLOCK 1 8K WORDS PARAMETER BLOCK 2 8K WORDS MAIN MEMORY (488K WORDS)
READ: The AT49BV/LV8192 is accessed like an EPROM. When CE and OE are low and WE is high, the data stored at the memory location determined by the address pins is asserted on the outputs. The outputs are put in the high impedance state whenever OE is high. This dual-line control gives designers flexibility in preventing bus contention. COMMAND SEQUENCES: When the device is first powered on it will be reset to the read or standby mode depending upon the state of the control line inputs. In order to perform other device functions, a series of command sequences are entered into the device. The command sequences are shown in the Command Definitions table - I/O15 are don't care inputs for the command codes). The command sequences are written by applying a low 2 pulse on the or CE input with or WE low (respectively) and OE high. The address is latched on the falling edge CE or WE, whichever occurs last. The data is latched by the first rising edge CE or WE. Standard microprocessor write timings are used. The address locations used in the command sequences are not affected by entering the command sequences. RESET: A RESET input pin is provided to ease some system applications. When RESET at a logic high level, the device is in its standard operating mode. A low level on the RESET input halts the present device operation and puts the outputs of the device in a high impedance state. When a high level is reasserted on the RESET pin, the device returns to the Read or Standby mode, depending upon the state of the control inputs. By applying ± 0.5V input
signal to the RESET pin the boot block array can be reprogrammed even if the boot block program lockout feature has been enabled (see Boot Block Programming Lockout Override section). ERASURE: Before a word can be reprogrammed, it must be erased. The erased state of memory bits is a logical "1". The entire device can be erased by using the Chip Erase command or individual sectors can be erased by using the Sector Erase commands. CHIP ERASE: The entire device can be erased at one time by using the 6-byte chip erase software code. After the chip erase has been initiated, the device will internally time the erase operation so that no external clocks are required. The maximum time to erease the chip is tEC. If the boot block lockout has been enabled, the Chip Erase will not erase the data in the boot block; it will erase the main memory block and the parameter blocks only. After the chip erase, the device will return to the read or standby mode. SECTOR ERASE: As an alternative to a full chip erase, the device is organized into three sectors that can be individually erased. There are two 8K word parameter block sections and one sector consisting of the boot block and the main memory array block. The Sector Erase command is a six bus cycle operation. The sector address is latched on the falling WE edge of the sixth cycle while the 30H data input command is latched at the rising edge of WE. The sector erase starts after the rising edge WE of the sixth cycle. The erase operation is internally controlled; it will automatically time to completion. When the boot block programming lockout feature is not enabled, the boot block and the main memory block will erase together (from the same sector erase command). Once the boot region has been protected, only the main memory array sector will erase when its sector erase command is issued. WORD PROGRAMMING: Once a memory block is erased, it is programmed (to a logical on a word-byword basis. Programming is accomplished via the internal device command register and a 4 bus cycle operation. The device will automatically generate the required internal program pulses. Any commands written to the chip during the embedded programming cycle will be ignored. If a hardware reset happens during programming, the data at the location being programmed will be corrupted. Please note that a data "0" cannot be programmed back a "1"; only erase operations can convert to "1"s. Programming is completed after the specified tBP cycle time. The DATA polling feature may also be used to indicate the end of a program cycle. BOOT BLOCK PROGRAMMING LOCKOUT: The device has one designated block that has a programming lockout feature. This feature prevents programming of data in the designated block once the feature has been enabled. The size of the block is 8K words. This block, referred to as the boot block, can contain secure code that is used to bring up the system. Enabling the lockout feature will allow the boot code to stay in the device while data in the rest of the device is updated. This feature does not have to be activated; the boot block's usage as a write protected region is optional to the user. The address range of the 49BV/LV8192 boot block to 01FFFH while the address range of the to 7FFFFH. Once the feature is enabled, the data in the boot block can no longer be erased or programmed when input levels 5.5V or less are used. Data in the main memory block can still be changed through the regular programming method. To activate the lockout feature, a series of six program commands to specific addresses with specific data must be performed. Please refer to the Command Definitions table. BOOT BLOCK LOCKOUT DETECTION: A software method is available to determine if programming of the boot block section is locked out. When the device is in the software product identification mode (see Software Product Identification Entry and Exit sections) a read from address location 00002H will show if programming the boot block is locked out. If the data I/O0 is low, the boot block can be programmed; if the data I/O0 is high, the program lockout feature has been enabled and the block cannot be programmed. The software product identification exit code should be used to return to standard operation. BOOT BLOCK PROGRAMMING LOCKOUT OVERRIDE: The user can override the boot block programming lockout by taking the RESET pin to 12 volts during the entire chip erase, sector erase or word programming operation. When the RESET pin is brought back to TTL levels the boot block programming lockout feature is again active. PRODUCT IDENTIFICATION: The product identification mode identifies the device and manufacturer as Atmel. It may be accessed by hardware or software operation. The hardware operation mode can be used by an external programmer to identify the correct programming algorithm for the Atmel product. For details, see Operating Modes (for hardware operation) or Software Product Identification. The manufacturer and device code is the same for both modes. DATA POLLING: The AT49BV/LV8192 features DATA polling to indicate the end of a program cycle. During a program cycle an attempted read of the last byte loaded will result in the complement of the loaded data on I/O7. Once the program cycle has been completed, true data is valid on all outputs and the next cycle may begin. During a chip or sector erase operation, an attempt to read the device will give on I/O7. Once the program or erase cycle has completed, true data will be read from the device. DATA polling may begin at any time during the program cycle.
|Related products with the same datasheet|
|Some Part number from the same manufacture ATMEL Corporation|
|AT49BV8192-12RC 8-megabit 512k X 16 CMOS Flash Memory|
|AT49BV8192A 8M Bit, 2.7-Volt Read And 2.7-Volt Byte-Write, Bottom Boot|
|AT49BV8192T 8-megabit 512k X 16 CMOS Flash Memory|
|AT49F001 128K X 8 (1M Bit), 5-Volt-Only, Bottom Boot Parametric Block Flash|
|AT49F001-12JC 1-Megabit (128K X 8) 5-volt Only Flash Memory, 50mA Active, 0.1mA Standby|
|AT49F001-55 128K X 8 (1M Bit), 5-Volt-Only, Bottom Boot Parametric Block Flash|
|AT49F001-55JC 1-Megabit (128K X 8) 5-volt Only Flash Memory, 50mA Active, 0.1mA Standby|
|AT49F001-70 128K X 8 (1M Bit), 5-Volt-Only, Bottom Boot Parametric Block Flash|
|AT49F001-70JC 1-Megabit (128K X 8) 5-volt Only Flash Memory, 50mA Active, 0.1mA Standby|
|AT49F001-90 128K X 8 (1M Bit), 5-Volt-Only, Bottom Boot Parametric Block Flash|
AT49F001T-12JI : 1-Megabit (128K X 8) 5-volt Only Flash Memory, 50mA Active, 0.1mA Standby
ATMEGA161L : RISC->RISC 8-bit Microcontroller With 16k Bytes In-system Programmable Flash
AT91M55800A : AT91SAM Microcontrollers The AT91M42800A features 8K bytes of on-chip SRAM, an External Bus Interface, a 6-channel Timer/Counter, 2 USARTs, 2 Master/Slave SPI Interfaces, 3 System Timers and an advanced Power Management Controller.
AT22V10B-7PC : High Speed UV Erasable Programmable Logic Device
ATAB5757 : Rf Evaluation And Development Kits, Board Rf/if And Rfid; BOARD DEMO RF TRANSMITTER 433MHZ Specifications: Type: Transmitter ; Supplied Contents: Board ; For Use With/Related Products: ATA5757 @ 433MHz ; Frequency: 433MHz ; Lead Free Status: Contains Lead ; RoHS Status: RoHS Non-Compliant
ATMEGA128A-AU : 8-bit Microcontroller with 256K Bytes In-System Programmable Flash Features • High Performance, Low Power AVR® 8-Bit Microcontroller • Advanced RISC Architecture – 135 Powerful Instructions – Most Single Clock Cycle Execution – 32 x 8 General Purpose Working Registers – Fully Static Operatio
ATMEGA88-15AZ : 8-bit Microcontroller with 16K Bytes In-system Programmable Flash
AT28BV256-20PJ : 32K X 8 EEPROM 3V, 200 ns, PQCC32 Specifications: Density: 262 kbits ; Number of Words: 32 k ; Bits per Word: 8 bits ; Bus Type: Parallel ; Production Status: Full Production ; Access Time: 200 ns ; Logic Family: CMOS ; Supply Voltage: 3V ; Package Type: PLASTIC, MS-016AE, LCC-32 ; Pins: 32 ; Operating Range: Industrial ; Operating
5962-8853201XX : 32K X 8 EEPROM 5V, 150 ns, CDIP28 Specifications: Density: 262 kbits ; Number of Words: 32 k ; Bits per Word: 8 bits ; Bus Type: Parallel ; Production Status: Full Production ; Access Time: 150 ns ; Logic Family: CMOS ; Supply Voltage: 5V ; Package Type: 0.600 INCH, CERDIP-28 ; Pins: 28 ; Operating Range: Military ; Operating Temper
AM30LV0064D : . 64 Megabit x 8-Bit) CMOS 3.0 Volt-only Flash Memory with UltraNANDTM Technology s Single power supply operation Full voltage range: to 3.6 volt read, erase, and program operations Separate VCCQ for 5 volt I/O tolerance s Automated Program and Erase Page program: + 16 bytes Block erase: + 256 bytes s Block architecture 8 Kbyte blocks + 256 byte spare.
AT5FC004 : 4-megabyte Flash Memory Pcmcia Card. Single Power Supply Read and Write Voltage, ± 5% High Performance 200 ns Maximum Access Time 6 ms Typical Sector Write CMOS Low Power Consumption 20 mA Typical Active Current (Byte Mode) 400 µA Typical Standby Current Fully MS-DOS Compatible Flash Driver and Formatter Virtual-Disk Flash Driver with 512 Bytes/Sector Random Read/Write to any Sector No Erase.
IS61LV5128AL : 512Kx8 High-speed CMOS Static RAM. High-speed access times: 10, 12 ns High-performance, low-power CMOS process Multiple center power and ground pins for greater noise immunity Easy memory expansion with CE and OE options CE power-down Fully static operation: no clock or refresh required TTL compatible inputs and outputs Single 3.3V power supply Packages available: 36-pin 400-mil SOJ 36-pin.
IS61SP6464 : 64Kx64 Synchronous Pipelined Static RAM. Fast access time: 117, 100 MHz; ns (83 MHz); Internal self-timed write cycle Individual Byte Write Control and Global Write Clock controlled, registered address, data and control PentiumTM or linear burst sequence control using MODE input Five chip enables for simple depth expansion and address pipelining Common data inputs and data outputs Power-down.
KM736V889H : SB & SPB. = KM736V889H 256Kx36 Bit Synchronous Pipelined Burst SRAM ;; Organization = 256Kx36 ;; Operating Mode = SPB ;; VDD(V) = 3.3 ;; Access Time-tCD(ns) = 3.1,3.5,3.8,3.8,4.5 ;; Speed-tcyc (MHz) = 200,167,150,138,100 ;; I/o Voltage(V) = 2.5,3.3 ;; Package = 100TQFP,119BGA ;; Production Status = Eol ;; Comments = 2E1D.
M364C0803BT0 : Buffered DIMM. = M364C0803BT0 Fast Page Mode:8Mx64 DRAM Dimm With Ecc Using 8Mx8,4K&8K Refresh,5V ;; Density(MB) = 64 ;; Organization = 8Mx64 ;; Mode = Fast Page ;; Refresh = 4K/64ms ;; Speed(ns) = 50,60 ;; #of Pin = 168 ;; Component Composition = (8Mx8)x8+Drive ICx2 ;; Production Status = Eol ;; Comments = Buffered.
M466F0404DT2 : SODIMM. = M466F0404DT2 4MB X 64 DRAM Sodimm Using 4MB X 16, 4KB Refresh 3.3V, Low Power/self-refresh ;; Density(MB) = 32 ;; Organization = 4Mx64 ;; Mode = Edo ;; Refresh = 4K/64ms ;; Speed(ns) = 50,60 ;; #of Pin = 144 ;; Component Composition = (4Mx16)x4+EEPROM ;; Production Status = Eol ;; Comments = -.
MDT2060 : Function Compatible With PIC16C61. This EPROM-Based 8-bit micro-controller uses a fully static CMOS technology process to achieve higher speed and smaller size with the low power u 4 types of oscillator can be selected by programming option: RC¡ÐLow cost RC oscillator LFXT¡ÐLow frequency crystal oscillator XTAL¡ÐStandard crystal oscillator HFXT¡ÐHigh frequency crystal oscillator consump-tion.
MT5C2568AS : SRAM. Access Times: 100ns Battery Backup: 2V data retention Low power standby High-performance, low-power CMOS double-metal process Single +5V (+10%) Power Supply Easy memory expansion with CE\ All inputs and outputs are TTL compatible OPTIONS Timing access1 20ns access 25ns access 35ns access 45ns access access2 100ns access Package(s)3 Ceramic DIP (300.
N04C1630E3A : Flash SRAM Combos. 32Mb Flash, 4Mb SRAM, , 2Mb X 16 Flash, 256Kb X 16 SRAM, 2.7 - 3.3, 70/80, Dual Bank Flash, Dual ce SRAM, 66-BGA,.
TMS44100 : Asynchronous->5V FPM. 4 194 304-word BY 1-bit DRAM. Organization. Single 5 V Power Supply, for P 10% Tolerance) Single 3.3 V Power Supply, for P 10% Tolerance) Low Power Dissipation ( TMS46100P only) 200-µA CMOS Standby 200-µA Self Refresh 300-µA Extended-Refresh Battery Backup Performance Ranges: ACCESS READ TIME OR WRITE (tRAC) (tCAC) (tAA) CYCLE (MAX) (MIN) 150 ns Enhanced Page-Mode Operation.
V826664K24S : 512MB 184-PIN DDR Unbuffered DDR Sdram Module, 2.5 Volt 64M X 64, 184 Pin Dimm.
W27E512 : 64KX8. The is a high speed, low power Electrically Erasable and Programmable Read Only Memory organized × 8 bits that operates on a single 5 volt power supply. The W27E512 provides an electrical chip erase function. 45/55/70/90/120/150 nS (max.) Read operating current: 30 mA (max.) Erase/Programming operating current 30 mA (max.) Standby current: 1 mA (max.).
K7M161835B : 1Mx18-Bit Flow Through NtRAM™ The K7M161835B is 18,874,368-bits Synchronous Static SRAMs. The NtRAMTM, or No Turnaround Random Access Memory utilizes all bandwidth in any combination of operating cycles. Address, data inputs, and all control signals except output enable and linear burst order are synchronized to input clock. Burst order control must.
GS8642Z18B-167IT : 4M X 18 ZBT SRAM, 8 ns, PBGA119. s: Memory Category: SRAM Chip ; Density: 75497 kbits ; Number of Words: 4000 k ; Bits per Word: 18 bits ; Package Type: 14 X 22 MM, 1.27 MM PITCH, FPBGA-119 ; Pins: 119 ; Logic Family: CMOS ; Supply Voltage: 2.5V ; Access Time: 8 ns ; Operating Temperature: -40 to 85 C (-40 to 185 F).
IS62WV20488ALL-35MLI : 2M X 8 STANDARD SRAM, 35 ns, PBGA48. s: Memory Category: SRAM Chip ; Density: 16777 kbits ; Number of Words: 2000 k ; Bits per Word: 8 bits ; Package Type: BGA, 9 X 11 MM, LEAD FREE, MINI, BGA-48 ; Pins: 48 ; Logic Family: CMOS ; Access Time: 35 ns ; Operating Temperature: -40 to 85 C (-40 to 185 F).
R1RW0408DGE-0PR : 512K X 8 STANDARD SRAM, 12 ns, PDSO36. s: Memory Category: SRAM Chip ; Density: 4194 kbits ; Number of Words: 512 k ; Bits per Word: 8 bits ; Package Type: SOJ, 0.400 INCH, PLASTIC, SOJ-36 ; Pins: 36 ; Logic Family: CMOS ; Supply Voltage: 3.3V ; Access Time: 12 ns ; Operating Temperature: 0 to 70 C (32 to 158 F).