|Category||Memory => Flash => 8 Mb|
|Description||8-megabit 512k X 16 CMOS Flash Memory|
|Datasheet||Download AT49BV8192T datasheet
2.7V Read 5V Program/Erase Fast Read Access Time 120 ns Internal Erase/Program Control Sector Architecture One 8K Words (16K bytes) Boot Block with Programming Lockout Two 8K Words (16K bytes) Parameter Blocks One 488K Words (976K bytes) Main Memory Array Block Fast Sector Erase Time - 10 seconds Word-By-Word Programming - 30 µs/Word Hardware Data Protection DATA Polling For End Of Program Detection Low Power Dissipation 25 mA Active Current 50 µA CMOS Standby Current Typical 10,000 Write CyclesDescription
The AT49BV8192 and AT49LV8192 are 3-volt, 8-megabit Flash Memories organized as 512K words of 16 bits each. Manufactured with Atmel's advanced nonvolatile CMOS technology, the devices offer access times 120 ns with power dissipation of just at 2.7V read. When deselected, the CMOS standby current is less than 50 µA. (continued)
Pin Name OE WE RESET VPP I/O15 NC Function Addresses Chip Enable Output Enable Write Enable Reset Program/Erase Power Supply Data Inputs/Outputs No Connect TSOP Top View Type 1
The device contains a user-enabled "boot block" protection feature. Two versions of the feature are available: the AT49BV/LV8192 locates the boot block at lowest order addresses ("bottom boot"); the AT49BV/LV8192T locates it at highest order addresses ("top boot") To allow for simple in-system reprogrammability, the AT49BV/LV8192 does not require high input voltages for programming. Reading data out of the device is similar to reading from an EPROM; it has standard CE, OE, and WE inputs to avoid bus contention. Reprogramming the AT49BV/LV8192 is performed by first erasing a block of data and then programming on a word-by-word basis. The device is erased by executing the erase command sequence; the device internally controls the erase operation. The memory is divided into three blocks for erase operations. There are two 8K word parameter block sections and one sector consisting of the boot block and the
main memory array block. The AT49BV/LV8192 is programmed on a word-by-word basis. The device has the capability to protect the data in the boot block; this feature is enabled by a command sequence. Once the boot block programming lockout feature is enabled, the data in the boot block cannot be changed when input levels of 3.6 volts or less are used. The typical number of program and erase cycles is in excess of 10,000 cycles. The optional 8K word boot block section includes a reprogramming lock out feature to provide data integrity. The boot sector is designed to contain user secure code, and when the feature is enabled, the boot sector is protected from being reprogrammed. During a chip erase, sector erase, or word programming, the VPP pin must ± 10%.
INPUT/OUTPUT BUFFERS PROGRAM DATA LATCHES Y-GATING MAIN MEMORY (488K WORDS) PARAMETER BLOCK 2 8K WORDS PARAMETER BLOCK 1 8K WORDS BOOT BLOCK 8K WORDSINPUT/OUTPUT BUFFERS PROGRAM DATA LATCHES Y-GATING
BOOT BLOCK 8K WORDS PARAMETER BLOCK 1 8K WORDS PARAMETER BLOCK 2 8K WORDS MAIN MEMORY (488K WORDS)
READ: The AT49BV/LV8192 is accessed like an EPROM. When CE and OE are low and WE is high, the data stored at the memory location determined by the address pins is asserted on the outputs. The outputs are put in the high impedance state whenever OE is high. This dual-line control gives designers flexibility in preventing bus contention. COMMAND SEQUENCES: When the device is first powered on it will be reset to the read or standby mode depending upon the state of the control line inputs. In order to perform other device functions, a series of command sequences are entered into the device. The command sequences are shown in the Command Definitions table - I/O15 are don't care inputs for the command codes). The command sequences are written by applying a low 2 pulse on the or CE input with or WE low (respectively) and OE high. The address is latched on the falling edge CE or WE, whichever occurs last. The data is latched by the first rising edge CE or WE. Standard microprocessor write timings are used. The address locations used in the command sequences are not affected by entering the command sequences. RESET: A RESET input pin is provided to ease some system applications. When RESET at a logic high level, the device is in its standard operating mode. A low level on the RESET input halts the present device operation and puts the outputs of the device in a high impedance state. When a high level is reasserted on the RESET pin, the device returns to the Read or Standby mode, depending upon the state of the control inputs. By applying ± 0.5V input
signal to the RESET pin the boot block array can be reprogrammed even if the boot block program lockout feature has been enabled (see Boot Block Programming Lockout Override section). ERASURE: Before a word can be reprogrammed, it must be erased. The erased state of memory bits is a logical "1". The entire device can be erased by using the Chip Erase command or individual sectors can be erased by using the Sector Erase commands. CHIP ERASE: The entire device can be erased at one time by using the 6-byte chip erase software code. After the chip erase has been initiated, the device will internally time the erase operation so that no external clocks are required. The maximum time to erease the chip is tEC. If the boot block lockout has been enabled, the Chip Erase will not erase the data in the boot block; it will erase the main memory block and the parameter blocks only. After the chip erase, the device will return to the read or standby mode. SECTOR ERASE: As an alternative to a full chip erase, the device is organized into three sectors that can be individually erased. There are two 8K word parameter block sections and one sector consisting of the boot block and the main memory array block. The Sector Erase command is a six bus cycle operation. The sector address is latched on the falling WE edge of the sixth cycle while the 30H data input command is latched at the rising edge of WE. The sector erase starts after the rising edge WE of the sixth cycle. The erase operation is internally controlled; it will automatically time to completion. When the boot block programming lockout feature is not enabled, the boot block and the main memory block will erase together (from the same sector erase command). Once the boot region has been protected, only the main memory array sector will erase when its sector erase command is issued. WORD PROGRAMMING: Once a memory block is erased, it is programmed (to a logical on a word-byword basis. Programming is accomplished via the internal device command register and a 4 bus cycle operation. The device will automatically generate the required internal program pulses. Any commands written to the chip during the embedded programming cycle will be ignored. If a hardware reset happens during programming, the data at the location being programmed will be corrupted. Please note that a data "0" cannot be programmed back a "1"; only erase operations can convert to "1"s. Programming is completed after the specified tBP cycle time. The DATA polling feature may also be used to indicate the end of a program cycle. BOOT BLOCK PROGRAMMING LOCKOUT: The device has one designated block that has a programming lockout feature. This feature prevents programming of data in the designated block once the feature has been enabled. The size of the block is 8K words. This block, referred to as the boot block, can contain secure code that is used to bring up the system. Enabling the lockout feature will allow the boot code to stay in the device while data in the rest of the device is updated. This feature does not have to be activated; the boot block's usage as a write protected region is optional to the user. The address range of the 49BV/LV8192 boot block to 01FFFH while the address range of the to 7FFFFH. Once the feature is enabled, the data in the boot block can no longer be erased or programmed when input levels 5.5V or less are used. Data in the main memory block can still be changed through the regular programming method. To activate the lockout feature, a series of six program commands to specific addresses with specific data must be performed. Please refer to the Command Definitions table. BOOT BLOCK LOCKOUT DETECTION: A software method is available to determine if programming of the boot block section is locked out. When the device is in the software product identification mode (see Software Product Identification Entry and Exit sections) a read from address location 00002H will show if programming the boot block is locked out. If the data I/O0 is low, the boot block can be programmed; if the data I/O0 is high, the program lockout feature has been enabled and the block cannot be programmed. The software product identification exit code should be used to return to standard operation. BOOT BLOCK PROGRAMMING LOCKOUT OVERRIDE: The user can override the boot block programming lockout by taking the RESET pin to 12 volts during the entire chip erase, sector erase or word programming operation. When the RESET pin is brought back to TTL levels the boot block programming lockout feature is again active. PRODUCT IDENTIFICATION: The product identification mode identifies the device and manufacturer as Atmel. It may be accessed by hardware or software operation. The hardware operation mode can be used by an external programmer to identify the correct programming algorithm for the Atmel product. For details, see Operating Modes (for hardware operation) or Software Product Identification. The manufacturer and device code is the same for both modes. DATA POLLING: The AT49BV/LV8192 features DATA polling to indicate the end of a program cycle. During a program cycle an attempted read of the last byte loaded will result in the complement of the loaded data on I/O7. Once the program cycle has been completed, true data is valid on all outputs and the next cycle may begin. During a chip or sector erase operation, an attempt to read the device will give on I/O7. Once the program or erase cycle has completed, true data will be read from the device. DATA polling may begin at any time during the program cycle.
|Related products with the same datasheet|
|Some Part number from the same manufacture ATMEL Corporation|
|AT49BV8192T-12RC 8-megabit 512k X 16 CMOS Flash Memory|
|AT49F001 128K X 8 (1M Bit), 5-Volt-Only, Bottom Boot Parametric Block Flash|
|AT49F001-12JC 1-Megabit (128K X 8) 5-volt Only Flash Memory, 50mA Active, 0.1mA Standby|
|AT49F001-55 128K X 8 (1M Bit), 5-Volt-Only, Bottom Boot Parametric Block Flash|
|AT49F001-55JC 1-Megabit (128K X 8) 5-volt Only Flash Memory, 50mA Active, 0.1mA Standby|
|AT49F001-70 128K X 8 (1M Bit), 5-Volt-Only, Bottom Boot Parametric Block Flash|
|AT49F001-70JC 1-Megabit (128K X 8) 5-volt Only Flash Memory, 50mA Active, 0.1mA Standby|
|AT49F001-90 128K X 8 (1M Bit), 5-Volt-Only, Bottom Boot Parametric Block Flash|
|AT49F001-90JC 1-Megabit (128K X 8) 5-volt Only Flash Memory, 50mA Active, 0.1mA Standby|
|AT49F001N 128K X 8 (1M Bit), 5-Volt-Only, Bottom Boot Parametric Block Flash|
|AT49F001N-12JC 1-Megabit (128K X 8) 5-volt Only Flash Memory, 50mA Active, 0.1mA Standby|
|AT49F001N-55 128K X 8 (1M Bit), 5-Volt-Only, Bottom Boot Parametric Block Flash|
|AT49F001N-55JC 1-Megabit (128K X 8) 5-volt Only Flash Memory, 50mA Active, 0.1mA Standby|
|AT49F001N-70 128K X 8 (1M Bit), 5-Volt-Only, Bottom Boot Parametric Block Flash|
|AT49F001N-70JC 1-Megabit (128K X 8) 5-volt Only Flash Memory, 50mA Active, 0.1mA Standby|
|AT49F001N-90 128K X 8 (1M Bit), 5-Volt-Only, Bottom Boot Parametric Block Flash|
|AT49F001N-90JC 1-Megabit (128K X 8) 5-volt Only Flash Memory, 50mA Active, 0.1mA Standby|
AT24C02N-10I-1.8 : 2-wire Serial EePROM 1k (128x8),2k (256x8),4k (512x8),8k (1024x8),16k (2048x8)
AT45DB041 : 4-megabit 2.7-volt Only Serial Dataflash
AT60142E-DC20SSB : Military & Aerospace Rad Tolerant 512K X 8 Very Low Power CMOS SRAM
ATMEGA329P_07 : 8-bit Microcontroller with 32K Bytes In-system Programmable Flash
ATMEGA329P-20AUR : 8-bit Microcontroller with 32K Bytes In-system Programmable Flash
AT27C4096-20JCT/R : 256K X 16 OTPROM, 100 ns, PDSO40 Specifications: Memory Category: PROM ; Density: 4194 kbits ; Number of Words: 256 k ; Bits per Word: 16 bits ; Package Type: TSOP, PLASTIC, TSOP-40 ; Pins: 40 ; Logic Family: CMOS ; Supply Voltage: 5V ; Access Time: 100 ns ; Operating Temperature: 0 to 70 C (32 to 158 F)
AT80C32E-16 : 8-BIT, 12 MHz, MICROCONTROLLER, PQFP44 Specifications: Data Bus: 8 Bit ; Life Cycle Stage: ACTIVE ; Clock Speed: 12 MHz ; Supply Voltage: 4.5 to 5.5 volts ; I/O Ports: 32 ; Package Type: TQFP, Other, 1 MM HEIGHT, TQFP-44 ; Operating Range: Auto ; Pin Count: 44 ; Operating Temperature: -40 to 125 C (-40 to 257 F)
ATXMEGA64A3-MHR : 16-BIT, FLASH, 32 MHz, RISC MICROCONTROLLER, PQCC44 Specifications: Life Cycle Stage: ACTIVE ; Clock Speed: 32 MHz ; ROM Type: Flash ; Supply Voltage: 2.7 to 3.6 volts ; I/O Ports: 34 ; Package Type: Other, 7 X 7 MM, 1 MM HEIGHT, 0.50 MM PITCH, GREEN, PLASTIC, MO-220VKKD-3, VQFN-44 ; Operating Range: Industrial ; Pin Count: 44 ; Operating Temperature
CY7C1299A-100AC : NetRAM. Netram Synchronous SRAM. Fast clock speed: 100 and 83 MHz Fast access times: 5.0/6.0 ns max. Single clock operation Single 3.3V 5% and +5% power supply VCC Separate VCCQ for output buffer Two chip enables for simple depth expansion Address, data input, CE1, CE2, PTX, PTY, WEX, WEY, and data output registers on-chip Concurrent Reads and Writes Two bidirectional data buses Can be configured.
FM34W02U : 2K-Bit 2-Wire Bus Interface Serial EePROM w/ Full Array Write Protect.
HYMD132G725AL8 : 256 MB. 32Mx72 Bits Registered DDR Sdram Dimm. Hynix HYMD132G725A(L)8-K/H/L series is registered 184-pin double data rate Synchronous DRAM Dual In-Line Memory Modules (DIMMs) which are organized as 32Mx72 high-speed memory arrays. Hynix HYMD132G725A(L)8-K/ H/L series consists of eighteen 16Mx8 DDR SDRAM in 400mil TSOP II packages a 184pin glass-epoxy substrate. Hynix HYMD132G725A(L)8-K/H/L series.
IS61LV10248 : 1Mx8. High-speed access times: 8, 10 ns High-performance, low-power CMOS process Multiple center power and ground pins for greater noise immunity Easy memory expansion with CE and OE options CE power-down Fully static operation: no clock or refresh required TTL compatible inputs and outputs Single 3.3V power supply Packages available: 48-ball miniBGA 36-ball.
IS64LV6416AL : 64Kx16. High-speed access time: 20 ns, 25ns CMOS low power operation: 38 mW (typical) operating 10 µW (typical) standby TTL compatible interface levels Single power supply: (-5%/+10%) (25ns) Fully static operation: no clock or refresh required Three state outputs Data control for upper and lower bytes Automotive temperature available static RAM organized as 65,536.
M374S1623ET0 : Unbuffered DIMM. = M374S1623ET0 16Mx72 Sdram Dimm With Ecc Based on 8Mx8, 4Banks, 4K Refresh, 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 128 ;; Organization = 16Mx72 ;; Bank/ Interface = 4B/LVTTL ;; Refresh = 4K/64ms ;; Speed = 1H,1L ;; #of Pin = 168 ;; Power = C ;; Component Composition = (8Mx8)x18+EEPROM ;; Production Status = Eol ;; Comments.
MB81F64442B/842B/1642B : Sdrams For The Pc-100 Standard. 16 M-bit and 64 M-bit SDRAMs feature low power consumption, high operating speed, full compatibility with PC-100 s, and retain compatibility with existing devices The supply and demand of DRAM continues to expand, radically affecting the memory marketplace. Specifically, DRAM devices are used not only in personal computers, workstations, and printers,.
MPC2605 : Integrated Secondary Cache For Powerpc Microprocessors. The is a single chip, 256KB integrated lookaside cache with copyback capability designed for PowerPC applications (MPC603 and MPC604). Using 0.38 µm technology along with standard cell logic technology, the MPC2605 integrates data, tag, host interface, and least recently used (LRU) memory with a cache controller to provide 1 MB Level 2 cache with.
MSM54V16272 : 256K X 16 DRAM. This version: Jan. 1998 MSM54V16272 Previous version: Dec. 1996 The a 4-Mbit CMOS multiport DRAM composed by 16-bit dynamic RAM, and by 16-bit SAM. Its RAM and SAM operate independently and asynchronously. It supports three types of operations: random access to RAM port, high speed serial access to SAM port, and bidirectional transfer of data between.
MT4LC8M8B6 : 8 Meg X 8 FPM DRAM, 32-pin Soj, 32-pin Tsop, , Status: End of Life. Single +3.3V ±0.3V power supply Industry-standard x8 pinout, timing, functions, and packages 13 row, 10 column addresses or 12 row, 11 column addresses (B6) High-performance CMOS silicon-gate process All inputs, outputs and clocks are LVTTLcompatible FAST PAGE MODE (FPM) access 4,096-cycle CAS#-BEFORE-RAS# (CBR) REFRESH distributed across 64ms Optional.
TC551664BFTI : 1m CMOS Static RAM: 64kx16.
TC554001I : Density = 4M ;; Organization = 512Kx8 ;; VDD = 5V ;; Speed = 85,100ns ;; Comment = Low Power SRAM ;; Status = Eol, Use A-version ;; Additional Information = .
TMS664164 : ti TMS664164, 1 048 576-WORD BY 16-BIT BY 4-BANK Synchronous Dynamic Random Access Memory (PC100).
IS41LV44002A : 4M x 4 (16-MBIT) DYNAMIC RAM WITH EDO PAGE MODE The ISSI IS41LV44002A is 4,194,304 x 4-bit high-performance CMOS Dynamic Random Access Memory. These devices offer an accelerated cycle access called EDO Page Mode. EDO Page Mode allows 2,048 random accesses within a single row with access cycle time as short as 20 ns per 4-bit word. These make the IS41LV44002A.
ACT-F512K32N-070F1Q : 512K X 32 FLASH 5V PROM MODULE, 70 ns, CQFP68. s: Memory Category: Flash, PROM ; Density: 16777 kbits ; Number of Words: 512 k ; Bits per Word: 32 bits ; Package Type: 1.560 X 1.560 INCH, 0.140 INCH HEIGHT, HERMETIC SEALED, CERAMIC, LQFP-68 ; Pins: 68 ; Logic Family: CMOS ; Supply Voltage: 5V ; Access Time: 70 ns ; Operating Temperature: -55 to 125 C (-67.
S29PL032J55BAI120 : 2M X 16 FLASH 3V PROM, 55 ns, PBGA48. s: Memory Category: Flash, PROM ; Density: 33554 kbits ; Number of Words: 2000 k ; Bits per Word: 16 bits ; Package Type: 8.15 X 6.15 MM, LEAD FREE COMPLIANT, FBGA-48 ; Pins: 48 ; Logic Family: CMOS ; Supply Voltage: 3V ; Access Time: 55 ns ; Operating Temperature: -40 to 85 C (-40 to 185 F).
VIFDFC20032UC1 : 16M X 16 FLASH 3.3V PROM MODULE, 300 ns, ZMA52. s: Memory Category: Flash, PROM ; Density: 268435 kbits ; Number of Words: 16000 k ; Bits per Word: 16 bits ; Package Type: 52 PIN MODULE ; Pins: 52 ; Logic Family: CMOS ; Supply Voltage: 3.3V ; Access Time: 300 ns ; Operating Temperature: 0 to 70 C (32 to 158 F).
28LV010RTDE-20 : 128K X 8 EEPROM 3V, 200 ns, DIP32. s: Density: 1049 kbits ; Number of Words: 128 k ; Bits per Word: 8 bits ; Bus Type: Parallel ; Production Status: Full Production ; Access Time: 200 ns ; Supply Voltage: 3.3V ; Package Type: DIP-32, DIP ; Pins: 32 ; Operating Range: Military ; Operating Temperature: -55 to 125 C (-67 to 257 F).