|Category||Memory => SRAM => Sync. SRAM => 4 Mb|
|Company||Austin Semiconductor Intl.|
|Datasheet||Download AS5SS128K36 datasheet
High frequency and 100% bus utilization Fast cycle times: & 12ns Single +3.3V +5% power supply (VDD) Advanced control logic for minimum control signal interface Individual BYTE WRITE controls may be tied LOW Single R/W\ (READ/WRITE) control pin CKE\ pin to enable clock and suspend operations Three chip enables for simple depth expansion Clock-controlled and registered addresses, data I/Os and control signals Internally self-timed, fully coherent WRITE Internally self-timed, registered outputs to eliminate the need to control OE\ SNOOZE MODE for reduced-power standby Common data inputs and data outputs Linear or Interleaved Burst Modes Burst feature (optional) Pin/function compatibility with 2Mb, 8Mb, and 16Mb ZBL SRAM Automatic power-down
The Austin Semiconductor, Inc. Zero Bus Latency SRAM family employs high-speed, low-power CMOS designs using an advanced CMOS process. ASI's 4Mb ZBL SRAMs integrate x 36 SRAM core with advanced synchronous peripheral circuitry and a 2-bit burst counter. These SRAMS are optimized for 100 percent bus utilization, eliminating any turnaround cycles for READ to WRITE, or WRITE to READ, transitions. All synchronous inputs pass through registers controlled by a positive-edge-triggered single clock input (CLK). The synchronous inputs include all addresses, all data inputs, chip enable (CE\), two additional chip enables for easy depth expansion (CE2, CE2\), cycle start input (ADV/LD\), synchronous clock enable (CKE\), byte write enables (BWa\, BWb\, BWc\, and BWd\) and read/write (R/ W\). Asynchronous inputs include the output enable (OE\, which may be tied LOW for control signal minimization), clock (CLK) and snooze enable (ZZ, which may be tied LOW if unused). There is also a burst mode pin (MODE) that selects between interleaved and linear burst modes. MODE may be tied HIGH, LOW or left unconnected if burst is unused. The flow-through data-out (Q) is enabled by OE\. WRITE cycles can be from one to four bytes wide as controlled by the write control inputs. All READ, WRITE and DESELECT cycles are initiated by the ADV/LD\ input. Subsequent burst addresses can be internally generated as controlled by the burst advance pin (ADV/LD\). Use of burst mode is optional. It is allowable to give an address for each individual READ and WRITE cycle. BURST cycles wrap around after the fourth access from a base address. To allow for continuous, 100 percent use of the data bus, the flow-through ZBL SRAM uses a LATE WRITE cycle. For example, if a WRITE cycle begins in clock cycle one, the address is present on rising edge one. BYTE WRITEs need to be asserted on the same cycle as the address. The write data associated with the address is required one cycle later, or on the rising edge of clock cycle two. Address and write control are registered on-chip to simplify WRITE cycles. This allows self-timed WRITE cycles. Individual byte enables allow individual bytes to be written. During a BYTE WRITE cycle, BWa\ controls DQa pins; BWb\ controls DQb pins; BWc\ controls DQc pins; and BWd\ controls DQd pins. Cycle types can only be defined when an address is loaded, i.e., when ADV/LD\ is LOW. Parity/ECC bits are available on this device. Austin's 4Mb ZBL SRAMs operate from a +3.3V VDD power supply, and all inputs and outputs are LVTTL-compatible. The device is ideally suited for systems requiring high bandwidth and zero bus turnaround delays.OPTIONS
Timing (Access/Cycle/MHz) 8.5ns/11ns/90 MHz 9ns/12ns/83 MHz Packages 100-pin TQFP Operating Temperature Ranges Military to +125oC) Industrial to +85oC)For more products and information please visit our web site at www.austinsemiconductor.com
Austin Semiconductor, Inc. reserves the right to change products or specifications without notice.
SA CE\ CE2 BWd\ BWc\ BWb\ BWa\ CE2\ VDD VSS CLK R/W\ CKE\ OE\ (G\) ADV/LD\ NF SA
Synchronous Address Inputs: These inputs are registered and must meet the setup and hold times around the rising edge of CLK. Pins 83 and 84 are reserved as address bits for the higher-density 8Mb and 16Mb ZBL SRAMs, respectively. SA0 and SA1 are the two least significant bits (LSB) of the address field and set the internal burst counter if burst is desired. Synchronous Byte Write Enables: These active LOW inputs allow individual bytes to be written when a WRITE cycle is active and must meet the setup and hold times around the rising edge of CLK. BYTE WRITEs need to be asserted on the same cycle as the address. BWa\ controls DQa pins; BWb\ controls DQb pins; BWc\ controls DQc pins; BWd\ controls DQd pins. Synchronous Clock Enable: This active LOW input permits CLK to propagate throughout the device. When CKE is HIGH, the device ignores the CLK input and effectively internally extends the previous CLK cycle. This input must meet setup and hold times around the rising edge of CLK. Read/Write: This input determines the cycle type when ADV/LD\ is LOW and is the only means for determining READs and WRITEs. READ cycles may not be converted into WRITEs (and vice versa) other than by loading a new address. A LOW on this pin permits BYTE WRITE operations and must meet the setup and hold times around the rising edge of CLK. Full bus-width WRITEs occur if all byte write enables are LOW.DESCRIPTION
Snooze Enable: This active HIGH, asynchronous input causes the device to enter a low-power standby mode in which all data in the memory array is retained. When ZZ is active, all other inputs are ignored. Clock: This signal registers the address, data, chip enables, byte write enables and burst control inputs on its rising edge. All synchronous inputs must meet setup and hold times around the clock's rising edge.
Synchronous Chip Enable: These active LOW inputs are used to enable the device and are sampled only when a new external address is loaded (ADV/LD\ LOW). CE2\ can be used for memory depth expansion. Input Synchronous Enable: This active HIGH input is used to enable the device and is sampled only when a new external address is loaded (ADV/LD\ LOW). This input can be used for memory depth expansion. Input Output Enable: This active LOW, asynchronous inputs enables the data I/O output drivers. G\ is the JEDEC-standard term for OE\. Input Synchronous Address Advance/Load: When HIGH, this input is used to advance the internal burst counter, controlling burst access after the external address is loaded. When ADV/LD\ is HIGH, R/W\ is ignored. A LOW on ADV/LD\ clocks a new address at the CLK rising edge. Input Mode: This inputs selects the burst sequence. A LOW on this pin selects linear burst. NC or HIGH on this pin selects interleaved burst. Do not alter input state while device is operating. LBO\ is the JEDEC-standard term for MODE. Input/Output SRAM Data I/Os: Byte "a" is DQa pins; Byte "b" is DQb pins; Byte "c" is DQc pins; Byte "d" is DQd pins. Input data must meet setup and hold times around the rising edge CLK.Power Supply: See DC Electrical Characteristics and Operating Conditions for range. Ground: GND
Isolated Output Buffer Supply: See DC Electrical Characteristics and Operating Conditions for range. No Connect: These pins can be left floating or connected to GND to minimize thermal impedance.
Do Not Use: These signals may with be unconnected or wired to GND to minimize thermal impedance. No Function: These pins are internally connected to the die and will have the capacitance of an input pin. It is allowable to leave these pins unconnected or driven by signals. Pins 83 and 84 are reserved for address expansion.
|Related products with the same datasheet|
|Some Part number from the same manufacture Austin Semiconductor Intl.|
|AS5SS128K36-10 128kx36 Ssram|
|AS5SS256K18 256k X 18 Synchronous Burst SRAM|
|AS5SS256K36 256k X 36 Synchronous Burst SRAM|
|AS7UV32K32 UvePROM Module|
|AS8E128K32 128k X 32 EePROM Memory Array|
|AS8E32K32 32kx32 EePROM|
|AS8E512K8 512k X 8 EePROM Module|
AS5C4008ECJ-45 : 512kx8 SRAM; SRAM Memory Array
AS5C512K8-45 : 512k X 8 High Speed SRAM With Revolutionary Pinout
MT5C1009ECA-20L/IT : 128kx8 SRAM With Chip & Output Enable
MT5C6401-45 : SRAM
AS8FLC1M32BP-120/Q : Hermetic, Multi-chip Module (mcm) 32mb, 1M x 32, 3.0volt Boot Block Flash Array
MT5C1008F-25L : 128K x 8 SRAM WITH CHIP & Output Enable
AS5SP512K18DQ-30IT : Plastic Encapsulated Microcircuit 18mb, 512K x 36, Synchronous SRAM Pipeline Burst, Single Cycle Deselect
AS8E128K32N-300/883C : 128K x 32 Eeprom Eeprom Memory Array
AS29F010F-90/883C : 128K x 8 Flash Uniform Sector 5.0V Flash Memory
ACT-E4M32C-100F1C : Act-f4m32a High Speed 128 Megabit Sector Erase Flash Multichip Module.
CY7C185 : 8k X 8 Static RAM. High speed 15 ns Fast tDOE Low active power 715 mW Low standby power 220 mW CMOS for optimum speed/power Easy memory expansion with CE1, CE2, and OE TTL-compatible inputs and outputs Automatic power-down when deselected provided by an active LOW chip enable (CE1), an active HIGH chip enable (CE 2), and active LOW output enable (OE) and three-state drivers.
HYB39S16800CT-10 : 16 Mbit Synchronous DRAM. Multiple Burst Read with Single Write Operation Automatic and Controlled Precharge Command Data Mask for Read/Write control Dual Data Mask for byte control 16) Auto Refresh (CBR) and Self Refresh Suspend Mode and Power Down Mode 4096 refresh cycles/64 ms Random Column Address every CLK (1-N Rule) Single 0.3 V Power Supply LVTTL Interface Plastic Packages:.
HYMD132645B8J : 256 MB. Hynix HYMD132645B(L)8J-J series is unbuffered 184-pin double data rate Synchronous DRAM Dual In-Line Memory Modules (DIMMs) which are organized as 32Mx64 high-speed memory arrays. Hynix HYMD132645B(L)8J-J series consists of sixteen 16Mx8 DDR SDRAM in 400mil TSOP II packages a 184pin glass-epoxy substrate. Hynix HYMD132645B(L)8J-J series provide a high.
IS61LV256 : . High-speed access times: ns Automatic power-down when chip is deselected CMOS low power operation 345 mW (max.) operating 7 mW (max.) CMOS standby TTL compatible interface levels Single 3.3V power supply .ully static operation: no clock or refresh required Three-state outputs high-performance CMOS technology. This highly reliable process coupled with.
K4F640411C : = K4F640411C 16M X 4bit CMOS Dynamic RAM With Fast Page Mode ;; Organization = 16Mx4 ;; Mode = Fast Page ;; Voltage(V) = 5 ;; Refresh = 4K/64ms ;; Speed(ns) = 50,60 ;; Package = 32SOJ,32TSOP2 ;; Power = Normal ;; Production Status = Eol ;; Comments = -.
K7M401825B : NtRAM(FT & PP). = K7M401825B 256Kx18-Bit Flow-through NtRAM™ ;; Organization = 256Kx18 ;; Operating Mode = FT ;; VDD(V) = 3.3 ;; Access Time-tCD(ns) = 6.5,7.5,8.0 ;; Speed-tcyc (MHz) = 133,118,100,83 ;; I/o Voltage(V) = 3.3,2.5 ;; Package = 100TQFP ;; Production Status = Mass Production ;; Comments = -.
M29W200BB : Industry Standard Single Supply 3V. 2 Mbit (256KB X8 or 128KB X16, Boot BLOCK) Low Voltage Single Supply Flash Memory.
MC-4R512FKK8K : 512mb 32-bit Direct RAMbus DRAM Rimm Module. The 32-bit Direct Rambus RIMM module is a generalpurpose high-performance lines of memory modules suitable for use in a broad range of applications including computer memory, personal computers, workstations, and other applications where high bandwidth and latency are required. The 32-bit RIMM module consists of 288Mb Direct Rambus DRAM (Direct RDRAM).
MSM514265C : DRAMs and ASMs. 256K X 16 DRAM Edo. ¥ 16-Bit DYNAMIC RAM : FAST PAGE MODE TYPE WITH EDO The ¥ 16-bit dynamic RAM fabricated in Oki's silicon-gate CMOS technology. The MSM514265C/CSL achieves high integration, high-speed operation, and low-power consumption because Oki manufactures the device in a quadruple-layer polysilicon/ single-layer metal CMOS process. The MSM514265C/CSL is available.
PIC16CE623T : OTP 8-bit CMOS MCU With EePROM Data Memory. Only 35 instructions to learn All single-cycle instructions (200 ns), except for program branches which are two-cycle Operating speed: - 20 MHz clock input 200 ns instruction cycle Device Program Memory 1Kx14 2Kx14 RAM EEPROM Data Memory 96x8 128x8 Interrupt capability 16 special function hardware registers 8-level deep hardware stack Direct, Indirect.
SMJ28F010B : 1M. 128kx8 Flash Memory. Organization. × 8-Bit Flash Memory Pin Compatible With Existing 1M-bit EPROMs High-Reliability MIL-PRF-38535 Processing VCC Tolerance ±10% All Inputs / Outputs TTL Compatible Maximum Access / Minimum Cycle Time 200 ns Industry-Standard Programming Algorithm 10 000 Program / Erase-Cycle Latchup Immunity mA on All Input and Output Lines Low Power Dissipation.
TC55V200FT : 131,072-word BY 16-bit Full CMOS SRAM.
A29L160A : 2M X 8 Bit / 1M X 16 Bit CMOS 3.3 Volt-only, Boot Sector Flash Memory The A29L160A is a 16Mbit, 3.3 volt-only Flash memory organized as 2,097,152 bytes of 8 bits or 1,048,576 words of 16 bits each. The 8 bits of data appear on I/O0 - I/O7; the 16 bits of data appear on I/O0~I/O15. The A29L160A is offered in 48-ball FBGA, 44-pin SOP and 48-Pin TSOP packages.
GS8170D36B-250 : 512K X 36 STANDARD SRAM, 2.1 ns, PBGA209. s: Memory Category: SRAM Chip ; Density: 18874 kbits ; Number of Words: 512 k ; Bits per Word: 36 bits ; Package Type: BGA, 14 X 22 MM, 1 MM PITCH, BGA-209 ; Pins: 209 ; Logic Family: CMOS ; Supply Voltage: 1.8V ; Access Time: 2.1 ns ; Operating Temperature: 0 to 70 C (32 to 158 F).
70261L20PF8 : 16K X 16 DUAL-PORT SRAM, 20 ns, PQFP100. s: Memory Category: SRAM Chip ; Density: 262 kbits ; Number of Words: 16 k ; Bits per Word: 16 bits ; Package Type: TQFP, 14 X 14 MM, 1.40 MM HEIGHT, TQFP-100 ; Pins: 100 ; Logic Family: CMOS ; Supply Voltage: 5V ; Access Time: 20 ns ; Operating Temperature: 0 to 70 C (32 to 158 F).