Digchip : Database on electronics components
 
Member, Distributor  
Log In
Email:
Password:


Part: CAT28HT64

Category:
 Memory
   -> ROM
     -> EEPROM
       -> 64 Kb

Description: Parallel EePROM, High Temp, 64Kb

Company: Catalyst Semiconductor

Datasheet: Download CAT28HT64 datasheet     File size : 359 kB

Request For quote: Find where to buy CAT28HT64



Datasheet text preview:
Advanced

CAT28HT64
64K-Bit CMOS PARALLEL E2PROM FEATURES
s Fast Read Access Times:

Extended Temperature: 170°C

s Hardware and Software Write Protection s Automatic Page Write Operation:

­ 150/200ns
s Low Power CMOS Dissipation:

­ Active: 25 mA Max. ­ Standby: 300 µA Max.
s Simple Write Operation:

­ 1 to 32 Bytes in 5ms ­ Page Load Timer
s End of Write Detection:

­ On-Chip Address and Data Latches ­ Self-Timed Write Cycle with Auto-Clear
s Fast Write Cycle Time:

­ Toggle Bit ­ DATA Polling DATA
s 100,000 Program/Erase Cycles s 100 Year Data Retention

­ 5ms Max.
s CMOS and TTL Compatible I/O

DESCRIPTION
The CAT28HT64 is a fast, low power, 5V-only CMOS parallel E2PROM organized as 8K x 8-bits. It requires a simple interface for in-system programming. On-chip address and data latches, self-timed write cycle with auto-clear and VCC power up/down write protection eliminate additional timing and protection hardware. DATA Polling and Toggle status bits signal the start and end of the self-timed write cycle. Additionally, the CAT28HT64 features hardware and software write protection. The CAT28HT64 is manufactured using Catalyst's advanced CMOS floating gate technology. It is designed to endure 100,000 program/erase cycles and has a data retention of 100 years. The device is available in JEDECapproved 28-pin Ceramic DIP package.

BLOCK DIAGRAM
A5­A12 ADDR. BUFFER & LATCHES INADVERTENT WRITE PROTECTION ROW DECODER 8,192 x 8 E2PROM ARRAY 32 BYTE PAGE REGISTER

VCC

HIGH VOLTAGE GENERATOR

CE OE WE

CONTROL LOGIC I/O BUFFERS TIMER DATA POLLING AND TOGGLE BIT COLUMN DECODER
5094 FHD F02

I/O0­I/O7

A0­A4

ADDR. BUFFER & LATCHES

© 1998 by Catalyst Semiconductor, Inc. Characteristics subject to change without notice

8-39

CAT28HT64

Advanced

PIN CONFIGURATION
CERDIP Package (D)
NC A12 A7 A6 A5 A4 A3 A2 A1 A0 I/O0 I/O1 I/O2 VSS 1 2 3 4 5 6 7 8 9 10 11 12 13 14 28 27 26 25 24 23 22 21 20 19 18 17 16 15 VCC WE NC A8 A9 A11 OE A10 CE I/O7 I/O6 I/O5 I/O4 I/O3

PIN FUNCTIONS
Pin Name A0­A12 I/O0­I/O7 CE OE WE VCC VSS NC Function Address Inputs Data Inputs/Outputs Chip Enable Output Enable Write Enable 5V Supply Ground No Connect

MODE SELECTION Mode Read Byte Write (WE Controlled) Byte Write (CE Controlled) Standby, and Write Inhibit Read and Write Inhibit H X CE L L L X H WE H OE L H H X H I/O DOUT DIN DIN High-Z High-Z Power ACTIVE ACTIVE ACTIVE STANDBY ACTIVE

CAPACITANCE TA = 25°C, f = 1.0 MHz, VCC = 5V Symbol CI/O(1) CIN(1) Test Input/Output Capacitance Input Capacitance Max. 10 6 Units pF pF Conditions VI/O = 0V VIN = 0V

RELIABILITY CHARACTERISTICS Symbol NEND
(1)

Parameter Endurance Data Retention ESD Susceptibility Latch-Up

Min. 105 100 2000 100

Max.

Units Cycles/Byte Years Volts mA

Test Method MIL-STD-883, Test Method 1033 MIL-STD-883, Test Method 1008 MIL-STD-883, Test Method 3015 JEDEC Standard 17

TDR(1) VZAP(1) ILTH(1)(2)

Note: (1) This parameter is tested initially and after a design or process change that affects the parameter. (2) Latch-up protection is provided for stresses up to 100mA on address and data pins from ­1V to VCC +1V.

Stock No. 21064-04 2/98

8-40

Advanced

CAT28HT64

ABSOLUTE MAXIMUM RATINGS*
Temperature Under Bias ........ ­55°C to +170°C Storage Temperature ..... ­65°C to +170°C Voltage on Any Pin with Respect to Ground(3) .. ­2.0V to +VCC + 2.0V VCC with Respect to Ground ...... ­2.0V to +7.0V Package Power Dissipation Capability (Ta = 25°C) .. 1.0W Lead Soldering Temperature (10 secs) ... 300°C Output Short Circuit Current(4) ...... 100 mA D.C. OPERATING CHARACTERISTICS

*COMMENT
Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions outside of those listed in the operational sections of this specification is not implied. Exposure to any absolute maximum rating for extended periods may affect device performance and reliability.

VCC = 5V ±10%, unless otherwise specified. (Temperature 0°C to 170°C) Limits Symbol ICC ICCC(1) ISB ISBC(2) ILI ILO VIH(2) VIL(1) VOH VOL VWI Parameter VCC Current (Operating, TTL) VCC Current (Operating, CMOS) VCC Current (Standby, TTL) VCC Current (Standby, CMOS) Input Leakage Current Output Leakage Current High Level Input Voltage Low Level Input Voltage High Level Output Voltage Low Level Output Voltage Write Inhibit Voltage 3.5 ­10 ­10 2 ­0.3 2.4 0.4 Min. Typ. Max. 30 25 1 300 20 20 VCC +0.3 0.8 Units mA mA mA µA µA µA V V V V V IOH = ­400µA IOL = 2.1mA Test Conditions CE = OE = VIL, f = 1/tRC min, All I/O's Open CE = OE = VILC, f = 1/tRC min, All I/O's Open CE = VIH, All I/O's Open CE = VIHC, All I/O's Open VIN = GND to VCC VOUT = GND to VCC, CE = VIH

Note: (1) VILC = ­0.3V to +0.3V. (2) VIHC = VCC ­0.3V to VCC +0.3V. (3) The minimum DC input voltage is ­0.5V. During transitions, inputs may undershoot to ­2.0V for periods of less than 20 ns. Maximum DC voltage on output pins is VCC +0.5V, which may overshoot to VCC +2.0V for periods of less than 20 ns. (4) Output shorted for no more than one second. No more than one output shorted at a time.

8-41

Stock No. 21064-04 2/98

CAT28HT64
A.C. CHARACTERISTICS, Read Cycle VCC = 5V ±10%, unless otherwise specified. (Temperature 0°C to 170°C) 28HT64-15 Symbol tRC tCE tAA tOE tLZ(1) tOLZ(1) tHZ(1)(2) tOHZ(1)(2) tOH(1) Parameter Read Cycle Time CE Access Time Address Access Time OE Access Time CE Low to Active Output OE Low to Active Output CE High to High-Z Output OE High to High-Z Output Output Hold from Address Change 0 0 0 50 50 0 Min. 150 150 150 70 0 0 55 55 Max. 28HT64-20 Min. 200 200 200 80 Max.

Advanced

Units ns ns ns ns ns ns ns ns ns

Figure 1. A.C. Testing Input/Output Waveform(3)
2.4 V INPUT PULSE LEVELS 0.45 V 0.8 V 2.0 V REFERENCE POINTS

5096 FHD F03

Figure 2. A.C. Testing Load Circuit (example)
1.3V 1N914

3.3K DEVICE UNDER TEST OUT CL = 100 pF

CL INCLUDES JIG CAPACITANCE
5096 FHD F04

Note: (1) This parameter is tested initially and after a design or process change that affects the parameter. (2) Output floating (High-Z) is defined as the state when the external data line is no longer driven by the output buffer. (3) Input rise and fall times (10% and 90%) < 10 ns.

Stock No. 21064-04 2/98

8-42

Advanced

CAT28HT64

A.C. CHARACTERISTICS, Write Cycle VCC = 5V ±10%, unless otherwise specified. (Temperature 0°C to 170°C) 28HT64-12 Symbol tWC tAS tAH tCS tCH tCW(2) tOES tOEH tWP(2) tDS tDH tINIT(1) tBLC(1)(3) Parameter Write Cycle Time Address Setup Time Address Hold Time CE Setup Time CE Hold Time CE Pulse Time OE Setup Time OE Hold Time WE Pulse Width Data Setup Time Data Hold Time Write Inhibit Period After Power-up Byte Load Cycle Time 0 100 0 0 110 0 0 110 60 0 5 .05 10 100 Min. Max. 5 0 100 0 0 110 0 0 110 60 0 5 .05 10 100 28HT64-15 Min. Max. 5 0 100 0 0 110 0 0 110 60 0 5 .05 10 100 28HT64-20 Min. Max. 5 Units ms ns ns ns ns ns ns ns ns ns ns ms µs

Note: (1) This parameter is tested initially and after a design or process change that affects the parameter. (2) A write pulse of less than 20ns duration will not initiate a write cycle. (3) A timer of duration tBLC max. begins with every LOW to HIGH transition of WE. If allowed to time out, a page or byte write will begin; however a transition from HIGH to LOW within tBLC max. stops the timer.

8-43

Stock No. 21064-04 2/98




Others parts begin by ca
CA-1   CA-2   CA-3   CA-4   CA-5   CA-6   CA-7   CA-8   CA-9   CA-10   CA-11   CA-12   CA-13   CA-14   CA-15   CA-16   CA-17   CA-18   CA-19   CA-20   CA-21   CA-22   CA-23   CA-24   CA-25   CA-26   CA-27   CA-28   CA-29   CA-30   CA-31   CA-32   CA-33   CA-34   CA-35   CA-36   CA-37   CA-38   CA-39   CA-40   CA-41   CA-42