Digchip : Database on electronics components
Electronic components database
Search:                      In section:
Member, Distributor  
Log In
Email:
Password:

Details, datasheet, quote on part number:UPC8191K-E1
 
 
Part:UPC8191K-E1
Category:RF & Microwaves => RFIC
Description:Tx-if Simmic For W-cdma Acg + I/q Modulator(553)
Company:California Eastern Laboratories
Datasheet:Download UPC8191K-E1 datasheet   File size : 63 kB
Request For quote:  Find where to buy UPC8191K-E1
 



Datasheet text preview:
TX-IF SiMMIC FOR W-CDMA UPC8191K ACG + I/Q MODULATOR
FEATURES
· TX-IF: 570 MHz · LOW POWER CONSUMPTION: VCC = 3.0 V · SMALL 20 PIN QFN PACKAGE: Flat lead style for better performance · TAPE AND REEL PACKAGING AVAILABLE
19 16 17 18 L PF freq. 1/2 freq 1/2 + Phase Shifter
BLOCK DIAGRAM
15 14 13 12 11
Reg & A G C_CT RL
10 9 8 7 6
DESCRIPTION
The UPC8191K is a Silicon Microwave Monolithic Integrated Circuit designed as a transmitter/TX section for W-CDMA. The UPC8191K is a TX-IF IC including IF-AGC amplifier and modulator. This IC is suitable for kit-use for W-CDMA IF section. This IC was developed using NEC's new ultra high seed silicon bipolar process. NEC's stringent quality assurance and test procedures ensure the highest reliability and perormance.
PLO = -15 dBm, fI/Q =10 kHz, 400 mVp-p balanced sine-wave) PART NUMBER PACKAGE OUTLINE SYMBOLS PARAMETERS AND CONDITIONS ICC POUT LoL ImR Hm1 Hm2 T PS(Rise) VPS(Rise) VPS(fall) Circuit Current, No Signals At power saving mode Output Power, VCONT= 2.3 V, I/Q = 400mVp-p balanced VCONT= 0.3 V, I/Q = 400mVp-p balanced Local Leakage Image Rejection Output Harmonics 1, Leakage when IF output = 190 MHz Output Harmonics 2, Leakage when IF output = 380 MHz Rise time from power-saving mode Rising voltage from power-saving mode Falling voltage from power-saving mode
20
1
2
3
4
5
APPLICATIONS
· W-CDMA
ELECTRICAL CHARACTERISTICS (unless otherwise specified,TA = 25°C, VCC = 3.0 V, fIF = 570 MHz, fLO = 760 MHz,
UPC8191K QFN-20 TYP 30.5 0 -13 -93 ­ ­ ­ ­ ­ ­ ­
UNITS mA µA dBm dBc dBc dBc dBc us V V
MIN ­ ­ -17 ­ ­ ­ ­ ­ ­ 2.2 ­
MAX 38 1 ­ -88 -30 -30 -20 -30 10 ­ 0.5
STANDARD CHARACTERISTICS FOR REFERENCE (unless otherwise specified,TA = 25°C, VCC = 3.0 V,
fIF = 570 MHz, fLO = 760 MHz, PLO = -15 dBm, fI/Q =10 kHz, 400 mVp-p balanced sine-wave) PART NUMBER PACKAGE OUTLINE PARAMETERS AND CONDITIONS Output Noise Level 1,Pout = -25 dBm, fIF±20MHz Output Noise Level 2,Pout = -65 dBm, fIF±20MHz Gain Flatness, fIF±2.5MHz Error Vector Magnitude, I/Q = 3.84 Msps QPSK Adjacent Channel Power Ratio, fIF±5 MHz UPC8191K QFN-20 TYP -148 -162 ­ 3 -55
SYMBOLS NFL1 NFL2 GF EVM ACPR
UNITS dBm/Hz dBm/Hz dB %rms dBc
MIN ­ ­ ­ ­ ­
MAX ­ ­ 0.5 ­ ­
California Eastern Laboratories
UPC8191K ABSOLUTE MAXIMUM RATINGS1 (TA = 25°C)
SYMBOLS VCC VPS, VCONT TA TSTG PARAMETERS Supply Voltage Applied Voltage Operating Ambient Temperature Storage Temperature UNITS V V °C °C RATINGS 4.0 -0.3 to VCC +0.3 -40 to +85 fIF -55 to +150 fLO PLO ZIF
RECOMMENDED OPERATING CONDITIONS
SYMBOLS VCC TA PARAMETERS Supply Voltage Operating Ambient Temperature IF Frequency Local Frequency Local input Level IF output impedance, Balanced output internal resistance I/Q Maximum Input Voltage (balanced input) UNITS MIN V °C MHz MHz dBm k 2.7 -25 ­ ­ -18 ­ TYP 3.0 +25 570 760 -15 1 MAX 3.3 +85 ­ ­ -12 ­
Notes: 1. Operation in excess of any one of these parameters may result in permanent damage.
VI/Q
Vp-p
­
0.4
1
ORDERING INFORMATION
Part Number UPC8191K-E1 Package 20 Pin plastic QFN
BLOCK DIAGRAM (Units in mm)
GND (AGC, Reg)
VCC (AGC, MIX)
GND (AGC, MIX)
GND (Reg)
12
15
14
13
IF_ o u t IF_ o u t b G ND (A G C ,M IX ) I
16 17 18 19 20 L PF
Reg & A G C _ C T RL
VCC (Reg)
11
10 9 8 7 6
V co n t V ps V cc (Sh i fter ) Lo L ob
freq. 1/2 freq 1/2 + Phase Shifter
Ib
1
2
3
4
5
Q
GND (Shifter)
Qb
Tank
Tank
UPC8191K PIN FUNCTIONS (Pin Voltage is measured at VCC = 2.85 V)
Pin No. 1 Pin Name Qb Applied Voltage (V) VCC/2 Pin Voltage (V) Functions and Applications Internal Equivalent Circuits
Q signal input pin. Apply bias voltage externally. Maximum balance input voltage is 1 000 mVP-P (balance).
2
Q
VCC/2
-
1
2
3
GND (Shifter)
0
-
Ground pin of I/Q modulator. This pin should be grounded with minimum inductance. Form the ground pattern as widely as possible to minimize ground impedance.
­­­­­
4 5
Tank
0
2.65
External inductor and capacitor can supress harmonics spurious of LO frequency. LC value should be determined according to LO input frequency and suppression level.
External 4 5
6
LOb
0
2.02
Bypass pin of local signal input for I/Q modulator. In the case of single local input, this pin must be decoupled with capacitor ex. 1 000 pF.
­
7
LO
0
2.02
Local signal input of I/Q modulator. The DC cut capacitor ex. 1 000 pF must be attaced to this pin. Supply voltage pin of I/Q modulator.
­
8
VCC 2.7 to 3.3 (Shifter) VPS 0 to 3.0
-
9
-
Power saving pin of I/Q modulator + AGC amplifier. This pin modulator can control Active/Sleep state with bias as follows.
50 k
VPS (V) 0 to 0.5 2.2 to 3 State Sleep Mode Active Mode
9