|Category||FPGAs/PLDs => PLDs (Programmable Logic Devices) => EPLD (Erasable PLD)|
|Title||EPLD (Erasable PLD)|
|Description||MAX340 High-density Epld|
|Company||Cypress Semiconductor Corp.|
|Datasheet||Download 5962-8946801YA datasheet
|Cross ref.||Similar parts: idt1235|
128 macrocells in eight logic array blocks (LABs) Eight dedicated inputs, 52 bidirectional I/O pins Programmable interconnect array Advanced 0.65-micron CMOS technology to increase performance Available in 68-pin HLCC, PLCC, and PGA packages The 128 macrocells in the CY7C342B are divided into eight LABs, 16 per LAB. There are 256 expander product terms, 32 per LAB, to be used and shared by the macrocells within each LAB. Each LAB is interconnected with a programmable interconnect array, allowing all signals to be routed throughout the chip. The speed and density of the CY7C342B allows to be used in a wide range of applications, from replacement of large amounts of 7400-series TTL logic, to complex controllers and multifunction chips. With greater than 25 times the functionality of 20-pin PLDs, the CY7C342B allows the replacement of over 50 TTL devices. By replacing large amounts of logic, the CY7C342B reduces board space, part count, and increases system reliability.
The is an Erasable Programmable Logic Device (EPLD) in which CMOS EPROM cells are used to configure logic functions within the device. The MAX® architecture is 100% user-configurable, allowing the device to accommodate a variety of independent logic functions.
SYSTEM CLOCK LAB A MACROCELL 1 MACROCELL 2 MACROCELL 3 MACROCELL 4 MACROCELL 5 MACROCELL 6 MACROCELL 7 MACROCELL 8 MACROCELL 916 LAB B MACROCELL 17 MACROCELL 18 MACROCELL 19 MACROCELL 20 MACROCELL 21 MACROCELL I A LAB H MACROCELL 120 MACROCELL 119 MACROCELL 118 MACROCELL 117 MACROCELL 116 MACROCELL 115 MACROCELL 114 MACROCELL 113 MACROCELL 121128 LAB G MACROCELL 101 MACROCELL 100 MACROCELL 99 MACROCELL 98 MACROCELL 97 MACROCELL (C10) 58LAB C MACROCELL 33 MACROCELL 34 MACROCELL 35 MACROCELL 36 MACROCELL 37 MACROCELL 3848
LAB F MACROCELL 85 MACROCELL 84 MACROCELL 83 MACROCELL 82 MACROCELL 81 MACROCELL 8696
LAB D MACROCELL 49 MACROCELL 50 MACROCELL 51 MACROCELL 52 MACROCELL 53 MACROCELL 54 MACROCELL 55 MACROCELL 56 MACROCELL G10, B7) VCC GND
LAB E MACROCELL 72 MACROCELL 71 MACROCELL 70 MACROCELL 69 MACROCELL 68 MACROCELL 67 MACROCELL 66 MACROCELL 65 MACROCELL 7380
There are eight logic array blocks in the CY7C342B. Each LAB consists of a macrocell array containing 16 macrocells, an expander product term array containing 32 expanders, and an I/O block. The LAB is fed by the programmable interconnect array and the dedicated input bus. All macrocell feedbacks go to the macrocell array, the expander array, and the programmable interconnect array. Expanders feed themselves and the macrocell array. All I/O feedbacks go to the programmable interconnect array so that they may be accessed by macrocells in other LABs as well as the macrocells in the LAB in which they are situated. Externally, the CY7C342B provides eight dedicated inputs, one of which may be used as a system clock. There are 52 I/O pins that may be individually configured for input, output, or bidirectional data flow. placement and routing iterations required for a programmable gate array to achieve design timing objectives.
Timing delays within the CY7C342B may be easily determined using Warp®, Warp ProfessionalTM, or Warp EnterpriseTM software by the model shown in Figure 1. The CY7C342B has fixed internal delays, allowing the user to determine the worst-case timing delays for any design.
Operation of the devices described herein with conditions above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this datasheet is not implied. Exposure to absolute maximum ratings conditions for extended periods of time may affect device reliability. The CY7C342B contains circuitry to protect device pins from high static voltages or electric fields, but normal precautions should be taken to avoid application of any voltage higher than the maximum rated voltages. For proper operation, input and output pins must be constrained to the range GND < (VIN or VOUT) < VCC. Unused inputs must always be tied to an appropriate logic level (either VCC or GND). Each set of VCC and GND pins must be connected together directly at the device. Power supply decoupling capacitors of at least 0.2 µF must be connected between VCC and GND. For the most effective decoupling, each VCC pin should be separately decoupled to GND directly at the device. Decoupling capacitors should have good frequency response, such as monolithic ceramic types have.
The Programmable Interconnect Array (PIA) solves interconnect limitations by routing only the signals needed by each logic array block. The inputs to the PIA are the outputs of every macrocell within the device and the I/O pin feedback of every pin on the device. Unlike masked or programmable gate arrays, which induce variable delay dependent on routing, the PIA has a fixed delay. This eliminates undesired skews among logic signals that may cause glitches in internal or external logic. The fixed delay, regardless of programmable interconnect array configuration, simplifies design by assuring that internal signal skews or races are avoided. The result is ease of design implementation, often in a signal pass, without the multiple internal logicREGISTER OUTPUT DELAY OUTPUT tRD tCOMB tLATCH tOD tXZ tZX
LOGIC ARRAY CONTROL DELAY tLAC LOGIC ARRAY DELAY tLAD
SYSTEM CLOCK DELAY tICS CLOCK DELAY tIC FEEDBACK DELAY tFD I/O DELAY tIO
Figure 1. CY7C342B Internal Timing Model Document 38-03014 Rev. *A Page of 14
|Related products with the same datasheet|
|Some Part number from the same manufacture Cypress Semiconductor Corp.|
|5962-8946805XC MAX340 High-density Epld|
|5962-89839132X Electrically Erasable Industry Standard SPLD|
|5962-9061102XX MAX340 High-density Epld|
|5962-95600 512k X 8 Static RAM|
|5962-9759701QXA FLASH370i CPLD|
|5962-9952101QYA Ultra37000 CPLD|
|ADSLUSBMODEM High-performance External Usb Modem|
|AN2135SC Ez-usb Full-speed Peripheral|
|AN2136SC Ez-usb Full-speed Peripheral|
|AN2720SC Anchor Chips Single-chip Ez-link|
|AN2720SC-01 Ez-usb Full-speed Peripheral|
|AN3042QC Co-mem Lite(tm) Pci Controller|
CY24712 : Clock Generator With Vcxo
CY62147CV33-70 : 256K X 16 Static RAM
CY7C197-45C : 256Kb x1 Static RAM
CY14E102N-BA20XCT : 8 Mbit (1024k x 8/512k x 16) Nvsram
CY37384VP44-66BBXC : 5V, 3.3v, Isrtm High-performance Cplds
CY7C1019DV33-10ZSXIT : 3-mbit (128k X 24) Static RAM
CY7C4211V-15AI : 512 X 9 OTHER FIFO, 15 ns, CQCC32 Specifications: Memory Category: FIFO ; Density: 5 kbits ; Number of Words: 512 k ; Bits per Word: 9 bits ; Package Type: CERAMIC, LCC-32 ; Pins: 32 ; Logic Family: CMOS ; Supply Voltage: 5V ; Access Time: 15 ns ; Cycle Time: 25 ns ; Operating Temperature: -55 to 125 C (-67 to 257 F)
MT55V512V36PT-7.5 : 512K X 32 ZBT SRAM, 7.5 ns, PBGA165 Specifications: Memory Category: SRAM Chip ; Density: 16777 kbits ; Number of Words: 512 k ; Bits per Word: 32 bits ; Package Type: 13 X 15 MM, FBGA-165 ; Pins: 165 ; Logic Family: CMOS ; Supply Voltage: 2.5V ; Access Time: 7.5 ns ; Operating Temperature: 0 to 70 C (32 to 158 F)
A14100 : Fuse-based FPGA/PAL. Accelerator Series Fpgas- Act(tm) 3 Family. Replaces up to twenty 32 macro-cell CPLDs Replaces up to one hundred 20-pin PAL® Packages to 1153 Dedicated Flip-Flops VQFP, TQFP, BGA, and PQFP Packages Nonvolatile, User Programmable Fully Tested Prior to Shipment 5.0V and 3.3V Versions Optimized for Logic Synthesis Methodologies Low-power CMOS Technology to 10,000 Gate Array Equivalent Gates (up to 25,000.
AT40K05 : SRAM-based FPGA/PAL. At40k Fpgas With Freeram(tm). System Speeds to 100 MHz Array Multipliers > 50 MHz 10 ns Flexible SRAM Internal Tri-state Capability in Each Cell FreeRAMTM Flexible, Single/Dual Port, Synchronous/Asynchronous 10 ns SRAM Bits of Distributed SRAM Independent of Logic Cells - 384 PCI Compliant I/Os 3V/5V Capability Programmable Output Drive Fast, Flexible Array Access.
ATF16LV8C : EE Programmable SPLD. High-performance Eepld. Emulates Many 20-pin PALs® Low-cost Easy-to-use Software Tools High-speed 10 ns Maximum Pin-to-pin Delay Ultra-low Power 5 µA (Max) Pin-controlled Power-down Mode Option Typical 100 nA Standby CMOS and TTL Compatible Inputs and Outputs I/O Pin Keeper Circuits Advanced Flash Technology Reprogrammable 100% Tested High-reliability CMOS Process.
ATF22V10B : EE Programmable SPLD. High-performance Eepld. Reprogrammable 100% Tested High-reliability CMOS Process 20-year Data Retention 100 Erase/Write Cycles 2,000V ESD Protection 200 mA Latchup Immunity Full Military, Commercial, and Industrial Temperature Ranges Dual-in-line and Surface Mount Packages in Standard Pinouts PCI Compliant Logic Inputs Bidirectional Buffers No Internal Connection.
CC318F : FPGA/PLD Soft Core. Ppp8 HDLC Core. 4046 Clipper Court Fremont, CA 94538 USA. Phone: +1 510-770-2277 Fax: +1 510-770-2288 Email: email@example.com URL: www.coreel.com Supports 4000X, VirtexTM, VirtexTM-E, and SpartanTM-II devices Conforms to RFC1619 PPP Over SONET Supports programmable Address, Control and Protocol fields Supports 8-bit Packet interface and PHY Framer interface Allows.
CY7C373I-100JC : Flash370i CPLD Family. FLASH370i CPLD. 64 macrocells in four logic blocks 64 I/O pins 5 dedicated inputs including 4 clock pins In-System ReprogrammableTM (ISRTM) Flash technology JTAG interface Bus Hold capabilities on all I/Os and dedicated inputs No hidden delays High speed fMAX = 125 MHz tPD = 5.5 ns tCO 6.5 ns Fully PCI compliant or 5.0V I/O operation Available in 84-pin PLCC and 100-pin.
DL6035X : The DL6035X Enables The High-speed DL6035 to Operate at GTLP I/o Levels.
EP2A15 : APEX II. Programmable logic device (PLD) manufactured using a 0.15-µm alllayer copper-metal fabrication process (up to eight layers of metal) 1-gigabit per second (Gbps) True-LVDSTM, LVPECL, pseudo current mode logic (PCML), and HyperTransportTM interface Clock-data synchronization (CDS) in True-LVDS interface to correct any fixed clock-to-data skew Enables.
EPF6010ATC100-1 : Flex 6000 Device Family (5.0V). Provides an ideal low-cost, programmable alternative to highvolume gate array applications and allows fast design changes during prototyping or design testing Product Register-rich, look-up table- (LUT-) based architecture OptiFLEX® architecture that increases device area efficiency Typical gates ranging from to 24,000 gates (see Table 1) Built-in.
ispGAL22LV10 : IspGAL22LV10 (3.3V)10 Macrocells. In-System Programmable Low Voltage E2CMOS® PLD Generic Array LogicTM IN-SYSTEM PROGRAMMABLE IEEE 1149.1 Standard TAP Controller Port Programming 4-Wire Serial Programming Interface Minimum 10,000 Program/Erase Cycles HIGH PERFORMANCE E2CMOS® TECHNOLOGY 4 ns Maximum Propagation Delay Fmax = 250 MHz 3 ns Maximum from Clock Input to Data Output UltraMOS®.
JBP28S42 : PROMs.
PEELTM22CV10AZ : Other Families. PEELTM 22CV10AZ -25 CMOS Programmable Electrically Erasable Logic Device Ultra Low Power Operation - VCC = 5 Volts ±10% - Icc 10 µA (typical) at standby - Icc 2 mA (typical) at 1 MHz - tPD = 25ns. CMOS Electrically Erasable Technology - Superior factory testing - Reprogrammable in plastic package - Reduces retrofit and development costs Development/Programmer.
TIBPAL16R4-10M : PALs. High-Performance Operation: fmax (no feedback) TIBPAL16R'-7C Series. 100 MHz Min TIBPAL16R'-10M Series. 62.5 MHz Min fmax (internal feedback) TIBPAL16R'-7C Series. 100 MHz Min TIBPAL16R'-10M Series. 62.5 MHz Min fmax (external feedback) TIBPAL16R'-7C Series. 74 MHz Min TIBPAL16R'-10M Series. 52.5 MHz Min Propagation Delay TIBPAL16L'-7C Series. 7 ns Max TIBPAL16L'-10M.
TIBPAL16R8-15C : PALs. High-performance Impact (tm) Pal(r) Circuits. TIBPAL 16L8-15C, TIBPAL 16R4-15C, TIBPAL 16R6-15C, TIBPAL 16R8-15C TIBPAL 16L8-20M, TIBPAL 16R4-20M, TIBPAL 16R6-20M, TIBPAL 16R8-20M HIGH-PERFORMANCE IMPACT TM PAL® CIRCUITS High-Performance Operation: Propagation Delay C Suffix. 15 ns Max M Suffix. 20 ns Max Functionally Equivalent, but Faster Than PAL16R4A, PAL16R6A, and PAL16R8A Power-Up Clear on Registered.
TIBPAL16R8-20M : PALs. High-performance Impact (tm) Pal(r) Circuits. TIBPAL 16L8-15C, TIBPAL 16R4-15C, TIBPAL 16R6-15C, TIBPAL 16R8-15C TIBPAL 16L8-20M, TIBPAL 16R4-20M, TIBPAL 16R6-20M, TIBPAL 16R8-20M HIGH-PERFORMANCE IMPACT TM PAL® CIRCUITS High-Performance Operation: Propagation Delay C Suffix. 15 ns Max M Suffix. 20 ns Max Functionally Equivalent, but Faster Than PAL16R4A, PAL16R6A, and PAL16R8A Power-Up Clear on Registered.
TIBPAL20L8-15CFN : PALs. ti TIBPAL20L8-15C, High-performance Impact<TM> PAL<R> Circuits.
TIBPAL20R6-10M : PALs. High-Performance Operation: fmax (no feedback) TIBPAL20R' -7C Series. 100 MHz TIBPAL20R' -10M Series. 62.5 MHz fmax (internal feedback) TIBPAL20R' -7C Series. 100 MHz TIBPAL20R' -10M Series. 62.5 MHz fmax (external feedback) TIBPAL20R' -7C Series. 74 MHz TIBPAL20R' -10M Series. 50 MHz Propagation Delay TIBPAL20L8-7C Series. 7 ns Max TIBPAL20L8-10M Series.
ispLSI1032E : The ispLSI 1032E is a High Density Programmable Logic Device containing 192 Registers, 64 Universal I/O pins, eight Dedicated Input pins, four Dedicated Clock Input pins and a Global Routing Pool (GRP). The GRP provides complete interconnectivity between all of these elements. The ispLSI 1032E device offers 5V non-volatile in-system programmability.
ispLSI® 2096/A : The ispLSI 2096 and 2096A are High Density Programmable Logic Devices. The devices contain 96 Registers, 96 Universal I/O pins, six Dedicated Input pins, three Dedicated Clock Input pins, two dedicated Global OE input pins and a Global Routing Pool (GRP). The GRP provides complete interconnectivity between all of these elements. The ispLSI 2096 and 2096A.