Details, datasheet, quote on part number: 5962-90555023X
CategoryFPGAs/PLDs => PLDs (Programmable Logic Devices) => SPLDs (Simple PLD)
DescriptionElectrically Erasable Industry Standard SPLD
CompanyCypress Semiconductor Corp.
DatasheetDownload 5962-90555023X datasheet
Find where to buy


Features, Applications


Advanced-user programmable macrocell CMOS EPROM technology for reprogrammability to 20 input terms 10 programmable I/O macrocells Output macrocell programmable as combinatorial or asynchronous D-type registered output Product-term control of register clock, reset and set and output enable Register preload and power-up reset Four data product terms per output macrocell Fast Commercial tPD 15 ns tCO 15 ns tSU 7 ns

ICC max 85 mA (Military) High reliability Proven EPROM technology >2001V input protection 100% programming and functional testing Windowed DIP, windowed LCC, DIP, LCC, PLCC available

The Cypress is a high-performance, second-generation programmable logic device employing a flexible macrocell structure that allows any individual output to be configured independently as a combinatorial output as a fully asynchronous D-type registered output. The Cypress PLDC20RA10 provides lower-power operation with superior speed performance than functionally equivalent bipolar devices through the use of high-performance 0.8-micron CMOS manufacturing technology. The PLDC20RA10 is packaged a 24 pin 300-mil molded DIP, a 300-mil windowed cerDIP, and a 28-lead square leadless chip carrier, providing to 20 inputs and 10 outputs. When the windowed device is exposed to UV light, the 20RA10 is erased and can then be reprogrammed.

Generic Part Number 20RA10-25 20RA10-35 tPD ns Com`l 15 20 Mil 25 35 Com'l 7 10 tSU ns Mil 15 20 Com'l 15 20 tCO ns Mil 25 35 Com'l 80 tCC ns Mil 85

Figure 1 illustrates the architecture of the 20RA10 macrocell. The cell dedicates three product terms for fully asynchronous control of the register set, reset, and clock functions, as well as, one term for control of the output enable function. The output enable product term output is ANDed with the input from pin 13 to allow either product term or hardwired external control of the output or a combination of control from both sources. If product-term-only control is selected, it is automatically chosen for all outputs since, for this case, the external output enable pin must be tied LOW. The active polarity of each output may be programmed independently for each output cell and is subsequently fixed. Figure 2 illustrates the output enable options available. When an I/O cell is configured as an output, combinatorial-only capability may be selected by forcing the set and reset product term outputs to be HIGH under all input conditions. This is achieved by programming all input term programming cells for these two product terms. Figure 3 illustrates the available output configuration options. An additional four uncommitted product terms are provided in each output macrocell as resources for creation of user-defined logic functions.

Because any of the ten I/O pins may be selected as an input, the device input configuration programmed by the user may vary from a total of nine programmable plus ten dedicated inputs (a total of nineteen inputs) and one output down to a ten-input, ten-output configuration with all ten programmable I/O cells configured as outputs. Each input pin available in a given configuration is available as an input to the four control

Note: 1. The CG7C324 is the PLDC20RA10 packaged in the JEDEC-compatible 28-pin PLCC pinout. Pin function and pin order is identical for both PLCC pinouts. The principal difference is in the location of the "no connect" (NC) pins

product terms and four uncommitted product terms of each programmable I/O macrocell that has been configured as an output. An I/O cell is programmed as an input by tying the output enable pin (pin 13) HIGH or by programming the output enable product term to provide a LOW, thereby disabling the output buffer, for all possible input combinations. When utilizing the I/O macrocell as an output, the input path functions as a feedback path allowing the output signal to be fed back as an input to the product term array. When the output cell is configured as a registered output, this feedback path may be used to feed back the current output state to the device inputs to provide current state control of the next output state as required for state machine implementation.

Functional testability of programmed devices is enhanced by inclusion of register preload capability, which allows the state of each register to be set by loading each register from an external source prior to exercising the device. Testing of complex state machine designs is simplified by the ability to load an arbitrary state without cycling through long test vector sequences to reach the desired state. Recovery from illegal states can be verified by loading illegal states and observing recovery. Preload of a particular register is accomplished by impressing the desired state on the register output pin and lowering the signal level on the preload control pin to a logic LOW level. If the specified preload set-up, hold and pulse width minimums have been observed, the desired state is loaded into the register. To insure predictable system initialization, all registers are preset to a logic LOW state upon power-up, thereby setting the active LOW outputs to a logic HIGH.

Figure 2. Four Possible Output Enable Alternatives for the PLDC20RA10


Related products with the same datasheet
Some Part number from the same manufacture Cypress Semiconductor Corp.
5962-9055502LX Electrically Erasable Industry Standard SPLD
5962-9061102XX MAX340 High-density Epld
5962-95600 512k X 8 Static RAM
5962-9759701QXA FLASH370i CPLD
5962-9952101QYA Ultra37000 CPLD
ADSLUSBMODEM High-performance External Usb Modem
AN2121S Microcontroller
AN2135SC Ez-usb Full-speed Peripheral
AN2136S Microcontroller
AN2136SC Ez-usb Full-speed Peripheral
AN2720SC Anchor Chips Single-chip Ez-link
AN2720SC-01 Ez-usb Full-speed Peripheral
AN3042QC Co-mem Lite(tm) Pci Controller
Same catergory

5962-85155032A : PALs. ti TIBPAL16R6-20M, High-performance Impact<TM> PAL<R> Circuits.

5962-85155082A : PALs. ti TIBPAL16R4-30M, Low-power High-performance Impact<TM> PAL<R> Circuits.

AT17A : Fpga Configuration EePROM. to Store Configuration Programs for Programmable Gate Arrays Simple Interface to SRAM FPGAs Requires Only One User I/O Pin Able to Configure with EPF6000 and EPF8000, Flex 10K FPGAs Cascadable To Support Additional Configurations or Future Higher-Density Arrays (17C128/256 only) Low-Power CMOS EEPROM Process Programmable Reset Polarity Available in Industry-Standard.

ATF1500AB : EE Programmable CPLD. High-performance Eepld. Operates between to 5.5V High-density, High-performance Electrically-erasable Complex Programmable Logic Device 44-pin, 32 I/O CPLD ­ 100% connected 12 ns Maximum Pin-to-pin Delay ­ Registered Operation to 90.9 MHz ­ Fully Connected Input and Feedback Logic Array Flexible Logic Macrocell ­ D/T/Latch Configurable Flip-flops ­ Global and Individual Register.

CY7C343B : UV SPLD. 64-Macrocell Max Epld. 64 MAX macrocells in 4 LABs 8 dedicated inputs, 24 bidirectional I/O pins Programmable interconnect array Advanced 0.65-micron CMOS technology to increase performance Available in 44-pin HLCC, PLCC Lowest power MAX device The CY7C343B contains 64 highly flexible macrocells and 128 expander product terms. These resources are divided into four Logic Array.

CY7C371I-110AC : Flash370i CPLD Family. FLASH370i CPLD. 32 macrocells in two logic blocks 32 I/O pins 5 dedicated inputs including 2 clock pins In-System Reprogrammable (ISRTM) Flash technology JTAG interface Bus Hold capabilities on all I/Os and dedicated inputs No hidden delays High speed fMAX = 143 MHz tPD= = 5 ns tCO 6 ns Fully PCI compliant or 5.0V I/O operation Available in 44-pin PLCC, and TQFP packages.

EP1800ILC-70 : Classic Device Family.

EP1810 : UV SPLD. High Performance 48-macrocell Classic Epld.

EPXM1 : . Industry-standard 4KcTM 32-bit RISC processor core operating to 200 MHz, equivalent to 240 Dhrystone MIPs ­ Memory management unit (MMU) included for real-time operating system (RTOS) support ­ Single-cycle × 16 multiply divide unit (MDU) ­ 32-bit MIPS® RISC processor instruction set, user-level compatible with the R3000® and R4000® (32-bit mode) Part.

ispGAL22V10 : IspGAL22V10 (5.0V)10 Macrocells. In-System Programmable E2CMOS PLD Generic Array LogicTM IN-SYSTEM PROGRAMMABLETM (5-V ONLY) 4-Wire Serial Programming Interface Minimum 10,000 Program/Erase Cycles Built-in Pull-Down on SDI Pin Eliminates Discrete Resistor on Board (ispGAL22V10C Only) HIGH PERFORMANCE E2CMOS® TECHNOLOGY 7.5 ns Maximum Propagation Delay Fmax = 111 MHz 5 ns Maximum from.

ispLSI5384VA : Isplsi 5384VA (3.3V)384 Macrocells. In-System Programmable 3.3V SuperWIDETM High Density PLD SuperWIDE HIGH-DENSITY IN-SYSTEM PROGRAMMABLE LOGIC 3.3V Power Supply User Selectable 3.3V/2.5V I/O 18,000 PLD Gates / 384 Macrocells to 288 I/O Pins 384 Registers High-Speed Global Interconnect SuperWIDE 32 Generic Logic Block (GLB) Size for Optimum Performance SuperWIDE Input Gating (68 Inputs).

PALCE20V8-10JC : Other Families. Electrically Erasable Industry Standard SPLD. Active pull-up on data input pins Low power version 55 mA max. commercial (15, 25 ns) 65 mA max. military/industrial (15, 25 ns) Standard version has low power 90 mA max. commercial (15, 25 ns) 115 mA max. commercial (10 ns) 130 mA max. military/industrial (15, 25 ns) CMOS Flash technology for electrical erasability and reprogrammability User-programmable.

QL3004 : Pasic High-Speed, Low Power, Instant-On, High Security Fpgas. 4,000 Usable PLD Gate pASIC 3 FPGA Combining High Performance and High Density 400 MHz Datapaths 0.35 µm four-layer metal non-volatile CMOS process for smallest die sizes to the logic cell flip-flop clock, set and reset inputs each driven by an input-only pin Six global clock/control networks available to the logic cell; F1, clock set, reset inputs.

QL4016 : Quickram Dual-port Embedded RAM For Extremely High Performance Functions.

TC200Series : FPGA/PLD Soft Core. System Asic CMOS Asics. 0.4µ 3.0/3.3V ASIC Family The TC200 series is a family 0.4µm, 3.0/3.3V ASICs. They are the first of a new generation of deep sub-micron "System ASIC" products with highly accurate delay models, area efficient memory cells and a very fine pitch TAB bonding capability for high I/O requirements. The family consists of Gate Array (TC200G), Embedded Array.

TIBPAL16R6-25CFN : PALs. ti TIBPAL16R6-25C, Low-power High-performance Impact<TM> PAL<R> Circuits.

TIBPAL20L8-25CFN : PALs. ti TIBPAL20L8-25C, Low-power High-performance Impact<TM> PAL<R> Circuits.

TIBPAL20R4-15C : PALs. High-Performance: fmax (w/o feedback) TIBPAL20R' -15C Series. 45 MHz TIBPAL20R' -20M Series. 41.6 MHz High-Performance. 45 MHz Min Reduced ICC 180 mA Max Functionally Equivalent, but Faster Than PAL20R6, PAL20R8 Power-Up Clear on Registered Devices (All Register Outputs are Set Low, but Voltage Levels at the Output Pins Go High) Preload Capability on Output.

ispLSI® 2032/A : 2032E FOR NEW DESIGNS Lead- Free Package Options Available! • ENHANCEMENTS — ispLSI 2032A is Fully Form and Function Compatible to the ispLSI 2032, with Identical Timing Specifcations and Packaging — ispLSI 2032A is Built on an Advanced 0.35 Micron E2CMOS® Technology • HIGH DENSITY PROGRAMMABLE LOGIC — 1000 PLD Gates — 32 I/O Pins, Two Dedicated Inputs.

0-C     D-L     M-R     S-Z