Details, datasheet, quote on part number: 5962-9314401MZX
Part5962-9314401MZX
CategoryFPGAs/PLDs => PLDs (Programmable Logic Devices) => EPLD (Erasable PLD)
TitleEPLD (Erasable PLD)
DescriptionMAX340 High-density Epld
CompanyCypress Semiconductor Corp.
DatasheetDownload 5962-9314401MZX datasheet
Quote
Find where to buy
 
  

 

Features, Applications

Features

128 macrocells in eight logic array blocks (LABs) 20 dedicated inputs, to 64 bidirectional I/O pins Programmable interconnect array 0.8-micron double-metal CMOS EPROM technology Available in 84-pin CLCC, PLCC, and 100-pin PGA, PQFP The 128 macrocells in the CY7C346 are divided into eight LABs, 16 per LAB. There are 256 expander product terms, 32 per LAB, to be used and shared by the macrocells within each LAB. Each LAB is interconnected through the programmable interconnect array, allowing all signals to be routed throughout the chip. The speed and density of the CY7C346 allow to be used in a wide range of applications, from replacement of large amounts of 7400-series TTL logic, to complex controllers and multifunction chips. With greater than 25 times the functionality of 20-pin PLDs, the CY7C346 allows the replacement of over 50 TTL devices. By replacing large amounts of logic, the CY7C346 reduces board space, part count, and increases system reliability.

The is an Erasable Programmable Logic Device (EPLD) in which CMOS EPROM cells are used to configure logic functions within the device. The MAX® architecture is 100% user-configurable, allowing the device to accommodate a variety of independent logic functions.

(B5) [22]. INPUT/CLK..... INPUT..... INPUT INPUT..... SYSTEM CLOCK LAB A MACROCELL LAB H MACROCELL 120 MACROCELL 119 MACROCELL 118 MACROCELL 117 MACROCELL 116 MACROCELL 115 MACROCELL 114 MACROCELL 113 MACROCELL 121­128 LAB G MACROCELL 104 MACROCELL 103 MACROCELL 102 MACROCELL 101 MACROCELL 100 MACROCELL 99 MACROCELL 98 MACROCELL I A MACROCELL 105­112 LAB F MACROCELL 88 MACROCELL 87 MACROCELL 86 MACROCELL 85 MACROCELL 84 MACROCELL 83 MACROCELL 82 MACROCELL 81 MACROCELL 86­96 LAB E MACROCELL (M1) 50 INPUT [59] INPUT [60] INPUT [61] INPUT [64] INPUT [65] INPUT [66] INPUT [67] INPUT [70] INPUT [71] INPUT (N9) (M9).

MACROCELL PERTAIN TO 100-PIN PGA PACKAGE ] ­ PERTAIN TO 100-PIN PQFP PACKAGE

7C346-25 Maximum Access Time Maximum Operating Current Commercial Military Industrial Maximum Standby Current Commercial Military Industrial 7C346-35 mA Unit ns mA



 

Related products with the same datasheet
CY7C346-25JC
Some Part number from the same manufacture Cypress Semiconductor Corp.
5962-9314402MUX MAX340 High-density Epld
5962-95600 512k X 8 Static RAM
5962-9759701QXA FLASH370i CPLD
5962-9952101QYA Ultra37000 CPLD
ADSLUSBMODEM High-performance External Usb Modem
AN2121S Microcontroller
AN2135SC Ez-usb Full-speed Peripheral
AN2136S Microcontroller
AN2136SC Ez-usb Full-speed Peripheral
AN2720SC Anchor Chips Single-chip Ez-link
AN2720SC-01 Ez-usb Full-speed Peripheral
AN3042QC Co-mem Lite(tm) Pci Controller
B9940L
B9946
B9947
B9948
B9948L
B9949
C9950
CG6233AS Mpeg Clock Generator With Vcxo
CG6234AS
Same catergory

5962-8605301LA : PALs. ti TIBPAL22V10AM, High-performance Impact<TM> Programmable Array Logic Circuits.

59629851001NTB : QML High-reliability Fpgas. Product Development system runs on most common computer platforms - Interfaces to popular design environments - Fully automatic mapping, placement and routing - Interactive design editor for design optimization Highest capacity--over 180,000 usable gates Additional routing over XQ4000E - Almost twice the routing capacity for high-density designs Buffered.

82C237 : FPGA/PLD Soft Core. CMOS High Performance Programmable Dma Controller.

A1010B : . 5V and 3.3V Families fully compatible with JEDEC s to 2000 Gate Array Gates (6000 PLD equivalent gates) Replaces to 50 TTL Packages Replaces up to twenty 20-Pin PAL® Packages Design Library with over 250 Macro Functions Gate Array Architecture Allows Completely Automatic Place and Route to 547 Programmable Logic Modules to 273 Flip-Flops Data Rates.

ATF16V8B : EE Programmable SPLD. High-performance Eepld. ­ Emulates Many 20-pin PALs® ­ Low-cost Easy-to-use Software Tools High-speed Electrically-erasable Programmable Logic Devices 7.5 ns Maximum Pin-to-pin Delay Several Power Saving Options Device ATF16V8BQ ATF16V8BQL ICC, Standby 5 mA ICC, Active 20 mA ­ Reprogrammable ­ 100% Tested High-reliability CMOS Process ­ 20 Year Data Retention ­ 100 Erase/Write.

AVR : FPGA/PLD Soft Core. Embedded Risc Microcontroller Cores. ­ High Performance and Low Power ­ Sleep Mode to Conserve Power 120 Powerful Instructions - Most Single Clock Cycle Execution x 8 General Purpose Working Registers Operating Range: to 3.6 Volts Fully Static Operation, 0-33 MHz (0.5 micron), 0-45 MHz (0.35 micron) Seven External Interrupt Sources AVR Scalable Test Access Interface Test Vectors for >99%.

CY7C343B : UV SPLD. 64-Macrocell Max Epld. 64 MAX macrocells in 4 LABs 8 dedicated inputs, 24 bidirectional I/O pins Programmable interconnect array Advanced 0.65-micron CMOS technology to increase performance Available in 44-pin HLCC, PLCC Lowest power MAX device The CY7C343B contains 64 highly flexible macrocells and 128 expander product terms. These resources are divided into four Logic Array.

CY7C371I : EE Programmable CPLD. Ultralogic 32-Macrocell Flash CPLD. 32 macrocells in two logic blocks 32 I/O pins 5 dedicated inputs including 2 clock pins In-System Reprogrammable (ISRTM) Flash technology JTAG interface Bus Hold capabilities on all I/Os and dedicated inputs No hidden delays High speed fMAX = 143 MHz tPD= = 5 ns tCO 6 ns Fully PCI compliant or 5.0V I/O operation Available in 44-pin PLCC, and TQFP packages.

EPF6010ATC100-1 : Flex 6000 Device Family (5.0V). Provides an ideal low-cost, programmable alternative to highvolume gate array applications and allows fast design changes during prototyping or design testing Product ­ Register-rich, look-up table- (LUT-) based architecture ­ OptiFLEX® architecture that increases device area efficiency ­ Typical gates ranging from to 24,000 gates (see Table 1) ­ Built-in.

FLEX6000Family : SRAM-based FPGA/PAL. Flex 6000 Programmable Logic Device Family. Provides an ideal low-cost, programmable alternative to highvolume gate array applications and allows fast design changes during prototyping or design testing Product ­ Register-rich, look-up table- (LUT-) based architecture ­ OptiFLEX® architecture that increases device area efficiency ­ Typical gates ranging from to 24,000 gates (see Table 1) ­ Built-in.

GAL16LV8 : GAL Family. Low Voltage E2cmos PLD Generic Array Logic. HIGH PERFORMANCE E2CMOS® TECHNOLOGY 3.5 ns Maximum Propagation Delay Fmax = 250 MHz 2.5 ns Maximum from Clock Input to Data Output UltraMOS® Advanced CMOS Technology 3.3V LOW VOLTAGE 16V8 ARCHITECTURE JEDEC-Compatible 3.3V Interface Standard 5V Compatible Inputs I/O Interfaces with Standard 5V TTL Devices (GAL16LV8C) ACTIVE PULL-UPS ON ALL PINS (GAL16LV8D.

GAL22V10 : GAL Family. GAL22V10B (5.0V)10 Macrocells. High Performance E2CMOS PLD Generic Array LogicTM HIGH PERFORMANCE E2CMOS® TECHNOLOGY 4 ns Maximum Propagation Delay Fmax = 250 MHz 3.5 ns Maximum from Clock Input to Data Output UltraMOS® Advanced CMOS Technology ACTIVE PULL-UPS ON ALL PINS COMPATIBLE WITH STANDARD 22V10 DEVICES Fully Function/Fuse-Map/Parametric Compatible with Bipolar and UVCMOS.

ORLI10G : ORLI10G (1.5V) 800K Usable Gates, 10368 Registers, 277K Max User RAM, 780Mbps Max Serial Data Rate.

PAL16R8A-2M : PALs. Choice of Operating Speeds High-Speed, A Devices. 25 MHz Min Half-Power, A-2 Devices. 16 MHz Min Choice of Input/Output Configuration Package Options Include Both Ceramic DIP and Chip Carrier in Addition to Ceramic Flat Package DEVICE PAL16R8 I INPUTS 3-STATE O OUTPUTS REGISTERED Q OUTPUTS 4 (3-state buffers) 6 (3-state buffers) 8 (3-state buffers).

QL6325 : Eclipse High Performance, Secure Fpgas With Embedded SRAM. Combining Performance, Density, and Embedded RAM Device Highlights 0.25 µm, Five layer metal CMOS Process 2.5 V VCC, V/3.3 V Drive Capable I/O 1,536 Logic Cells 320,640 Max System Gates to 310 I/O Pins Nine Global Clock Networks: One Dedicated Eight Programmable 20 Quad-Net Networks: Five per Quadrant 16 I/O Controls: Two per I/O Bank Performance SRAM.

SM320C6713-EP : Military Enhanced Plastic Floating-point Digital Signal Processor controlled Baseline One Assembly/test Site, One Fabrication Siteextended Temperature Performance of 40 C to 115 C Enhanced Diminishing Manufacturing Sources (DMS) Support Enhanced Product-change Notification Qualification Pedigree Highest-Performance Floating-point Digital Signal Processor.

TIB82S167BCNT : PALs. ti TIB82S167BC, 14 X 48 X 6 Field-programmable Logic Sequencer With 3-State Outputs or Preset.

TIBPAL22V10-10CFN : PALs. ti TIBPAL22V10-10C, High-performance Impact-X<TM> Programmable Array Logic Circuits.

TIBPAL22V10-5C : Fuse-based FPGA/PAL. High-performance Impact-xl(tm) Programmable Array Logic Circuit.

LFEC1 : The LatticeECP/EC family of FPGA devices has been optimized to deliver mainstream FPGA at low cost. For maximum performance and value, the LatticeECP (EConomy Plus) FPGA concept combines an efficient FPGA fabric with high-speed dedicated functions. Lattice’s first family to implement this approach is the LatticeECP-DSP (EConomy Plus DSP) family, providing.

 
0-C     D-L     M-R     S-Z