|
|
Part: 5962-9759801QYA
Category:
FPGAs/PLDs
-> PLDs (Programmable Logic Devices)
-> CPLDs (Computer PLD)
Description: FLASH370i CPLD
Company: Cypress Semiconductor Corp.
Datasheet: Download 5962-9759801QYA datasheet File size : 311 kB
Request For quote: Find where to buy 5962-9759801QYA
Datasheet text preview:
75i
CY7C37 5i
UltraLogicTM 128-Macrocell Flash CPLD
Features
· · · · 128 macrocells in eight logic blocks 128 I/O pins 5 dedicated inputs including 4 clock pins In-System Reprogrammable (ISRTM) Flash technology -- JTAG Interface · Bus Hold capabilities on all I/Os and dedicated inputs · No hidden delays · High speed -- fMAX = 125 MHz -- tPD = 10 ns -- tS = 5.5 ns -- tCO = 6.5 ns · Fully PCI compliant · 3.3V or 5.0V I/O operation · Available in 160-pin TQFP, CQFP, and PGA packages
Functional Description
The CY7C375i is an In-System Reprogrammable Complex Programmable Logic Device (CPLD) and is part of the FLASH370iTM family of high-density, high-speed CPLDs. Like all members of the FLASH370i family, the CY7C375i is designed to bring the ease of use and high performance of the 22V10 to high-density PLDs. Like all of the UltraLogicTM FLASH370i devices, the CY7C375i is electrically erasable and In-System Reprogrammable (ISR), which simplifies both design and manufacturing flows thereby reducing costs. The Cypress ISR function is implemented through a JTAG serial interface. Data is shifted in and out through the SDI and SDO pins. The ISR interface is enabled using the programming voltage pin (ISREN). Additionally, because of the superior routability of the FLASH370i devices, ISR often allows users to change existing logic designs while simultaneously fixing pinout assignments.
Logic Block Diagram
CLOCK INPUTS INPUTS 1 INPUT MACROCELL 4 4 INPUT/CLOCK MACROCELLS 4 36 PIM 16 36 16 36 16 36 16 LOGIC BLO C K 16 I/Os I/O112I/O127
I/O0I/O15
16 I/Os
LO G I C BLOCK
A
16 I/Os LO G I C BLOCK
36 16 36 16 36 16 36 16
H
LO G I C BLOCK 16 I/Os
I/O16I/O31
B
16 I/Os LO G I C BLOCK
G
LOGIC B LO CK 16 I/Os
I/O96I/O111
I/O32I/O47
C
16 I/Os LO G I C BLOCK
F
LOGIC B LO CK 16 I/Os
I/O80I/O95
I/O48I/O63
D
64
E
64
I/O64I/O79
7C375i1
Selection Guide
7C375i125 7C375i100 7C375i83 Maximum Propagation Delay , tPD (ns) Minimum Set-Up, tS (ns) Maximum Clock to Output , tCO (ns) Typical Supply Current, ICC (mA)
[1] [1]
7C375iL83 15 8 8 75
7C375i66 7C375iL66 20 10 10 125 20 10 10 75
10 5.5 6.5 125
12 6 7 125
15 8 8 125
Note: 1. The 3.3V I/O mode timing adder, t3.3IO, must be added to this specification when VCCIO = 3.3V
Cypress Semiconductor Corporation Document #: 38-03029 Rev. **
·
3901 North First Street
·
San Jose
·
CA 95134 · 408-943-2600 Revised September 4, 2001
CY7C375i
Pin Configurations
Top View TQFP
GND VCCINT ISREN I/O 1 2 7 I/O 1 2 6 I/O 1 2 5 I/O 1 2 4 I/O 1 2 3 I/O 1 2 2 I/O 1 2 1 VCCIO I/O 1 5 I/O 1 4 I/O 7 I/O 6 I/O 5 I/O 4 I/O 3 I/O 2 I/O 1 I/O 0 VCCIO I/O 1 2 0 GND I/O 1 1 9 I/O 1 1 8 I/O 1 1 7 I/O 1 1 6 I/O 1 1 5 I/O 1 1 4 I/O 1 1 3 I/O 1 1 2 GND I/O 1 3 I/O 1 2 I/O 1 1 I/O 1 0 I/O 9 I/O 8 GND
160 159 158 157 156 155 154 153 152 151 150 149 148 147 146 145 144 143 142 141 GND I/O16 I/O17 I/O18 I/O19 I/O20/SCLK I/O21 I/O22 I/O23 GND I/O24 I/O25 I/O26 I/O27 I/O28 I/O29 I/O30 I/O31 CLK0/I0 VCCIO GND CLK1/I1 I/O32 I/O33 I/O34 I/O35 I/O36 I/O37 I/O38 I/O39 GND I/O40 I/O41 I/O42 I/O43 I/O44 I/O45 I/O46 I/O47 VCCIO
140 139 138 137 136 135 134 133 132 131 130 129 128 127 126 125 124 123 122 121
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80
120 119 118 117 116 115 114 113 112 111 110 109 108 107 106 105 104 103 102 101 100 99 98 97 96 95 94 93 92 91 90 89 88 87 86 85 84 83 82 81
VCCIO I/O111 I/O110 I/O109 I/O108 /SDI I/O107 I/O106 I/O105 I/O104 GND I/O103 I/O102 I/O101 I/O100 I/O99 I/O98 I/O97 I/O96 CLK3/I4 GND VCCIO CLK2/I3 I/O95 I/O94 I/O93 I/O92 I/O91 I/O90 I/O89 I/O88 GND I/O87 I/O86 I/O85 I/O84 I/O83 I/O82 I/O81 I/O80 GND
I/O52 /SMODE I/O53 I/O54 I/O55 GND I/O56 I/O57 I/O58 I/O59 I/O60 I/O61 I/O62 I/O63 I2 VCCIO
VCCINT I/O64 I/O65 I/O66 I/O67 I/O68 I/O69 I/O70 I/O71 GND I/O72 I/O73 I/O74 I/O75 I/O76 /SDO I/O77 I/O78 I/O79 VCCIO
GND I/O48 I/O49 I/O50 I/O51
GND
7C375i2
Document #: 38-03029 Rev. **
Page 2 of 17
CY7C375i
Pin Configurations (continued)
Top View CQFP
GND VCC ISREN I/O 127 I/O 126 I/O 125 I/O 124 I/O 123 I/O 122 I/O 121 I/O 120 GND I/O 119 I/O 118 I/O 117 I/O 116 I/O 115 I/O 114 I/O 113 I/O 112 GND VCC I/O 15 I/O 14 I/O 13 I/O 12 I/O 11 I/O 10 I/O 9 I/O 8 GND I/O 7 I/O 6 I/O 5 I/O 4 I/O 3 I/O 2 I/O 1 I/O 0 VCC
160 159 158 157 156 155 154 153 152 151 150 149 148 147 146 145 144 143 142 141 GND I/O16 I/O17 I/O18 I/O19 I/O20 /SCLK I/O21 I/O22 I/O23 GND I/O24 I/O25 I/O26 I/O27 I/O28 I/O29 I/O30 I/O31 CLK0/I0 VCC GND CLK1/I1 I/O32 I/O33 I/O34 I/O35 I/O36 I/O37 I/O38 I/O39 GND I/O40 I/O41 I/O42 I/O43 I/O44 I/O45 I/O46 I/O47 VCC
140 139 138 137 136 135 134 133 132 131 130 129 128 127 126 125 124 123 122 121
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80
120 119 118 117 116 115 114 113 112 111 110 109 108 107 106 105 104 103 102 101 100 99 98 97 96 95 94 93 92 91 90 89 88 87 86 85 84 83 82 81
VCC I/O111 I/O110 I/O109 I/O108 /SDI I/O107 I/O106 I/O105 I/O104 GND I/O103 I/O102 I/O101 I/O100 I/O99 I/O98 I/O97 I/O96 CLK3/I4 GND VCC CLK2/I3 I/O95 I/O94 I/O93 I/O92 I/O91 I/O90 I/O89 I/O88 GND I/O87 I/O86 I/O85 I/O84 I/O83 I/O82 I/O81 I/O80 GND
I/O52 /SMODE I/O53 I/O54 I/O55 GND I/O56 I/O57 I/O58 I/O59 I/O60 I/O61 I/O62 I/O63 I2 VCC
I/O64 I/O65 I/O66 I/O67 I/O68 I/O69 I/O70 I/O71 GND I/O72 I/O73 I/O74 I/O75 I/O76 /SDO I/O77
GND I/O48 I/O49 I/O50 I/O51
GND VCC
I/O78 I/O79 VCC
7C375i3
Document #: 38-03029 Rev. **
Page 3 of 17
CY7C375i
Pin Configurations (continued)
PGA Bottom View
R P I/O109 I/O112 I/O115 I/O118 I/O121 I/O123 I/O126 I/O127 I/O0 I/O3 I/O5 I/O7 I/O10 I/O11 I/O14
I/O106
I/O110 I/O113 I/O108 I/O111 /SDI I/O104 I/O107
I/O116
I/O119 I/O122
I/O125
GND
I/O1
I/O4
I/O6
I/O9
I/O13
I/O15 I/O17
I/O16 I/O19
N M
I/O105
I/O114
I/O117 I/O120
I/O124
ISREN
I/O2
GND
I/O8
I/O12
GND
I/O102
VCC
VCC
GND
VCC
GND
I/O18
I/O20 /SCLK I/O23
I/O22
L
I/O100
I/O101 I/O103
I/O21
I/O25
K
I/O98
I/O99
GND CLK3 /I4 CLK2 /I3 I/O92
I/O24
I/O26
I/O27
J
I/O96
I/O97
VCC
VCC
CLK28 CLK0 /I0 CLK1 /I1 GND
I/O29
I/O30
H
I/O95
GND
GND
GND
GND
I/O31
G
I/O94
I/O93
VCC
VCC
I/O33
I/O32
F
I/O91
I/O90
I/O88
I/O35
I/O34
E
I/O89
I/O87
I/O85
I/O39
I/O37
I/O36
D
I/O86
I/O84
I/O82
GND I/O76 /SDO I/O73
VCC
GND
VCC
VCC I/O56 I/O53
I/O43
I/O40
I/O38
C
I/O83
I/O81
GND
I/O72
GND
I/O66
I2
I/O60
I/O50
I/O47
I/O44
I/O41
B
I/O80
I/O79
I/O77
I/O70
I/O68
I/O65
GND
I/O61
I/O58
I/O55
I/O52/ I/O49 SMODE I/O71 12 I/O51 13
I/O46
I/O42
A
I/O78 1
I/O75 2
I/O74 3
I/O71 4
I/O69 5
I/O67 6
I/O64 7
I/O63 8
I/O62 9
I/O59 10
I/O57 11
I/O48 14
I/O45 15 7C375i4
Functional Description (continued)
The 128 macrocells in the CY7C375i are divided between eight logic blocks. Each logic block includes 16 macrocells, a 72 x 86 product term array, and an intelligent product term allocator. The logic blocks in the FLASH370i architecture are connected with an extremely fast and predictable routing resource--the Programmable Interconnect Matrix (PIM). The PIM brings flexibility, routability, speed, and a uniform delay to the interconnect. Like all members of the FLASH370i family, the CY7C375i is rich in I/O resources. Every macrocell in the device features an associated I/O pin, resulting in 128 I/O pins on the CY7C375i. In addition, there is one dedicated input and four input/clock pins. Finally, the CY7C375i features a very simple timing model. Unlike other high-density CPLD architectures, there are no hidden speed delays such as fanout effects, interconnect delays, or expander delays. Regardless of the number of resources used or the type of application, the timing parameters on the CY7C375i remain the same.
Logic Block The number of logic blocks distinguishes the members of the FLASH370i family. The CY7C375i includes eight logic blocks. Each logic block is constructed of a product term array, a product term allocator, and 16 macrocells. Product Term Array The product term array in the FLASH370i logic block includes 36 inputs from the PIM and outputs 86 product terms to the product term allocator. The 36 inputs from the PIM are available in both positive and negative polarity, making the overall array size 72 x 86. This large array in each logic block allows for very complex functions to be implemented in single passes through the device. Product Term Allocator The product term allocator is a dynamic, configurable resource that shifts product terms to macrocells that require them. Any number of product terms between 0 and 16 inclusive can be assigned to any of the logic block macrocells (this is called product term steering). Furthermore, product terms can be shared among multiple macrocells. This means that product terms that are common to more than one output can be implePage 4 of 17
Document #: 38-03029 Rev. **
CY7C375i
mented in a single product term. Product term steering and product term sharing help to increase the effective density of the FLASH370i PLDs. Note that product term allocation is handled by software and is invisible to the user. I/O Macrocell Each of the macrocells on the CY7C375i has a separate I/O pin associated with it. The input to the macrocell is the sum of between 0 and 16 product terms from the product term allocator. The macrocell includes a register that can be optionally bypassed, polarity control over the input sum-term, and four global clocks to trigger the register. The macrocell also features a separate feedback path to the PIM so that the register can be buried if the I/O pin is used as an input. Programmable Interconnect Matrix The Programmable Interconnect Matrix (PIM) connects the eight logic blocks on the CY7C375i to the inputs and to each other. All inputs (including feedbacks) travel through the PIM. There is no speed penalty incurred by signals traversing the PIM. Programming For an overview of ISR programming, refer to the FLASH370i Family data sheet and for ISR cable and software specifications, refer to ISR data sheets. For a detailed description of ISR capabilities, refer to the Cypress application note, "An Introduction to In System Reprogramming with FLASH370i." PCI Compliance The FLASH370i family of CMOS CPLDs are fully compliant with the PCI Local Bus Specification published by the PCI Special Interest Group. The simple and predictable timing model of FLASH370i ensures compliance with the PCI AC specifications independent of the design. On the other hand, in CPLD and FPGA architectures without simple and predictable timing, PCI compliance is dependent upon routing and product term distribution. 3.3V or 5.0V I/O operation The FLASH370i family can be configured to operate in both 3.3V and 5.0V systems. All devices have two sets of VCC pins: one set, VCCINT, for internal operation and input buffers, and another set, VCCIO, for I/O output drivers. VCCINT pins must always be connected to a 5.0V power supply. However, the VCCIO pins may be connected to either a 3.3V or 5.0V power supply, depending on the output requirements. When VCCIO pins are connected to a 5.0V source, the I/O voltage levels are compatible with 5.0V systems. When VCCIO pins are connected to a 3.3V source, the input voltage levels are compatible with both 5.0V and 3.3V systems, while the output voltage levels are compatible with 3.3V systems. There will be an additional timing delay on all output buffers when operating in 3.3V I/O mode. The added flexibility of 3.3V I/O capability is available in commercial and industrial temperature ranges. Bus Hold Capabilities on all I/Os and Dedicated Inputs In addition to ISR capability, a new feature called bus-hold has been added to all FLASH370i I/Os and dedicated input pins. Bus-hold, which is an improved version of the popular internal pull-up resistor, is a weak latch connected to the pin that does not degrade the device's performance. As a latch, bus-hold recalls the last state of a pin when it is three-stated, thus reducing system noise in bus-interface applications. Bus-hold additionally allows unused device pins to remain unconnected on the board, which is particularly useful during prototyping as designers can route new signals to the device without cutting trace connections to VCC or GND. Design Tools Development software for the CY7C375i is available from Cypress's WarpTM, Warp ProfessionalTM, and Warp EnterpriseTM software packages. Please refer to the data sheets on these products for more details. Cypress also actively supports almost all third-party design tools. Please refer to third-party tool support for further information.
Maximum Ratings
(Above which the useful life may be impaired. For user guidelines, not tested.) Storage Temperature ......... 65°C to +150°C Ambient Temperature with Power Applied ........... 55°C to +125°C Supply Voltage to Ground Potential ...... 0.5V to +7.0V DC Voltage Applied to Outputs in High Z State......0.5V to +7.0V DC Input Voltage ........... 0.5V to +7.0V DC Program Voltage .... 12.5V Output Current into Outputs ....... 16 mA Static Discharge Voltage .......... >2001V (per MIL-STD-883, Method 3015) Latch-Up Current..... >200 mA
Operating Range
Range Commercial Ambient Temperature 0°C to +70°C VCC VCCINT 5V ± 0.25V VCCIO 5V ± 0.25V OR 3.3V ± 0.3V 5V ± 0.5V OR 3.3V ± 0.3V
Industrial
-40°C to +85°C
5V ± 0.5V
Military[2]
55°C to +125°C
5V ± 0.5V
Note: 2. TA is the "instant on" case temperature.
Document #: 38-03029 Rev. **
Page 5 of 17
Others parts begin by 59
59-1 59-2 59-3 59-4 59-5 59-6 59-7 59-8 59-9 59-10 59-11 59-12 59-13 59-14 59-15 59-16 59-17 59-18 59-19 59-20 59-21 59-22 59-23 59-24 59-25
|
|
|
