|Category||FPGAs/PLDs => PLDs (Programmable Logic Devices) => CPLDs (Computer PLD)|
|Company||Cypress Semiconductor Corp.|
|Datasheet||Download 5962-9952101QYA datasheet
In-System ReprogrammableTM (ISRTM) CMOS CPLDs JTAG interface for reconfigurability Design changes do not cause pinout changes Design changes do not cause timing changes High density to 512 macrocells to 264 I/O pins Five dedicated inputs including four clock pins Simple timing model No fanout delays No expander delays No dedicated vs. I/O pin delays No additional delay through PIM No penalty for using full 16 product terms No delay for steering or sharing product terms 3.3V and 5V versions PCI-compatible Programmable bus-hold capabilities on all I/Os Intelligent product term allocator provides: to 16 product terms to any macrocell Product term steering on an individual basis Product term sharing among local macrocells Flexible clocking Four synchronous clocks per device Product term clocking Clock polarity control per logic block Consistent package/pinout offering across all densities Simplifies design migration Same pinout for 3.3V and 5.0V devices Packages to 400 leads in PLCC, CLCC, PQFP, TQFP, CQFP, BGA, and Fine-Pitch BGA packages
The Ultra37000TM family of CMOS CPLDs provides a range of high-density programmable logic solutions with unparalleled system performance. The Ultra37000 family is designed to bring the flexibility, ease of use, and performance of the 22V10 to high-density CPLDs. The architecture is based on a number of logic blocks that are connected by a Programmable Interconnect Matrix (PIM). Each logic block features its own product term array, product term allocator, and 16 macrocells. The PIM distributes signals from the logic block outputs and all input pins to the logic block inputs. All of the Ultra37000 devices are electrically erasable and InSystem Reprogrammable (ISR), which simplifies both design and manufacturing flows, thereby reducing costs. The ISR feature provides the ability to reconfigure the devices without having design changes cause pinout or timing changes. The Cypress ISR function is implemented through a JTAGcompliant serial interface. Data is shifted in and out through the TDI and TDO pins, respectively. Because of the superior routability and simple timing model of the Ultra37000 devices, ISR allows users to change existing logic designs while simultaneously fixing pinout assignments and maintaining system performance. The entire family features JTAG for ISR and boundary scan, and is compatible with the PCI Local Bus specification, meeting the electrical and timing requirements. The Ultra37000 family features user programmable bus-hold capabilities on all I/Os. Ultra37000 5.0V Devices The Ultra37000 devices operate with a 5V supply and can support or 3.3V I/O levels. VCCO connections provide the capability of interfacing to either or 3.3V bus. By connecting the VCCO pins to 5V the user insures 5V TTL levels on the outputs. If VCCO is connected to 3.3V the output levels meet 3.3V JEDEC standard CMOS levels and are 5V tolerant. These devices require 5V ISR programming. Ultra37000V 3.3V Devices operating with a 3.3V supply require 3.3V on all VCCO pins, reducing the device's power consumption. These devices support 3.3V JEDEC standard CMOS output levels, and are 5V-tolerant. These devices allow 3.3V ISR programming.
Note: 1. Due to the 5V-tolerant nature of 3.3V device I/Os, the I/Os are not clamped to VCC, PCI VIH = 2V.
5.0V Selection Guide General Information Device CY37384 CY37512 Speed Bins Device CY37384 CY37512 Device-Package Offering and I/O Count Device CY37512 3.3V Selection Guide General Information Device CY37384V CY37512V Macrocells Dedicated Inputs I/O Pins Speed (tPD) Speed (fMAX) 44Lead TQFP 37 44Lead PLCC 44Lead CLCC 84Lead PLCC 84Lead CLCC 100Lead TQFP 160Lead TQFP 160Lead CQFP 208Lead PQFP 208Lead CQFP 256Lead BGA 352Lead BGA 83 66 Macrocells Dedicated Inputs I/O Pins Speed (tPD) Speed (fMAX)Shaded areas indicate preliminary speed bins.
Device-Package Offering & I/O Count Device CY37512V 44Lead TQFP 44Lead PLCC 44Lead CLCC 48Lead FBGA 84Lead PLCC 84Lead CLCC 100Lead TQFP 100Lead FBGA 160Lead TQFP 160Lead CQFP 208Lead PQFP 208Lead CQFP 256Lead BGA 256Lead FBGA 352Lead BGA 400Lead FBGA Logic Block The logic block is the basic building block of the Ultra37000 architecture. It consists of a product term array, an intelligent product-term allocator, 16 macrocells, and a number of I/O cells. The number of I/O cells varies depending on the device used. Refer to Figure 1 for the block diagram. Product Term Array Each logic block features x 87 programmable product term array. This array accepts 36 inputs from the PIM, which originate from macrocell feedbacks and device pins. Active LOW and active HIGH versions of each of these inputs are generated to create the full 72-input field. The 87 product terms in the array can be created from any of the 72 inputs. Of the 87 product terms, 80 are for general-purpose use for the 16 macrocells in the logic block. Four of the remaining seven product terms in the logic block are output enable (OE) product terms. Each of the OE product terms controls up to eight of the 16 macrocells and is selectable on an individual macrocell basis. In other words, each I/O cell can select between one of two OE product terms to control the output buffer. The first two of these four OE product terms are available to the upper half of the I/O macrocells in a logic block. The other two OE product terms are available to the lower half of the I/O macrocells in a logic block. The next two product terms in each logic block are dedicated asynchronous set and asynchronous reset product terms. The final product term is the product term clock. The set, reset, OE and product term clock have polarity control to realize OR functions in a single pass through the array. Page of 63
Programmable Interconnect Matrix The Programmable Interconnect Matrix (PIM) consists of a completely global routing matrix for signals from I/O pins and feedbacks from the logic blocks. The PIM provides extremely robust interconnection to avoid fitting and density limitations. The inputs to the PIM consist of all I/O and dedicated input pins and all macrocell feedbacks from within the logic blocks. The number of PIM inputs increases with pin count and the number of logic blocks. The outputs from the PIM are signals routed to the appropriate logic blocks. Each logic block receives 36 inputs from the PIM and their complements, allowing for 32-bit operations to be implemented in a single pass through the device. The wide number of inputs to the logic block also improves the routing capacity of the Ultra37000 family. An important feature of the PIM is its simple timing. The propagation delay through the PIM is accounted for in the timing specifications for each device. There is no additional delay for traveling through the PIM. In fact, all inputs travel through the PIM. As a result, there are no route-dependent timing parameters on the Ultra37000 devices. The worst-case PIM delays are incorporated in all appropriate Ultra37000 specifications. Routing signals through the PIM is completely invisible to the user. All routing is accomplished by software--no hand routing is necessary. WarpTM and third-party development packages automatically route designs for the Ultra37000 family in a matter of minutes. Finally, the rich routing resources of the Ultra37000 family accommodate last minute logic changes while maintaining fixed pin assignments.
|Related products with the same datasheet|
|Some Part number from the same manufacture Cypress Semiconductor Corp.|
|5962-9952102QYA Ultra37000 CPLD|
|ADSLUSBMODEM High-performance External Usb Modem|
|AN2135SC Ez-usb Full-speed Peripheral|
|AN2136SC Ez-usb Full-speed Peripheral|
|AN2720SC Anchor Chips Single-chip Ez-link|
|AN2720SC-01 Ez-usb Full-speed Peripheral|
|AN3042QC Co-mem Lite(tm) Pci Controller|
|CG6233AS Mpeg Clock Generator With Vcxo|
|CPLDFamilyFLASH370 Ultralogic 32-macrocell Flash CPLD|
|CS5954AM Usb Controller For NAND Flash|
5962-0325001QXC : Rad Hard Reprogrammable Fpga With Freeram, up to 50K Usable Gates And 18Kbit SRAM Functionally And Pin Compatible With The Atmel Commercial And Military AT40K Series Ultra High Performance System Speeds 60 MHz Array Multipliers > 32 MHz 18 NS Flexible SRAM Internal Tri-state Capability in Each Cell Freeram Flexible, Single/dual Port, Sync/async 18 NS SRAM.
A500K : Fuse-based FPGA/PAL. Hirel Fpgas. to 475,000 System Gates to 63k Bits of Two-Port SRAM to 440 User I/Os Mixed 2.5V/3.3V Support with Individually-Selectable Voltage and Slew Rate 3.3V, PCI Compliance (PCI Revision 2.2) The Industry's Most Effective Security Key Prevents Read Back of Programming Bit Stream 33 MHz PCI 32-bit PCI Internal System Performance to 250 MHz External System Performance.
AT40K-PCIIPCORE : FPGA/PLD Soft Core. Pci Master/target Core Function With Dma. pci_mt Function Implementing a 32-bit Component Interconnect (PCI) Interface Extensive Simulation Testing, Includes Test Vectors Uses 585 Core Cells Fully-compliant Design Including: 32-bit, 33 MHz Operation Simplified Local Side (DMA Control Engine) Interface PCI Master : Memory Read/Write, One-cycle and Burst I/O Read/Write, One-cycle and Burst.
CoolRunner_XPLA3 : Coolrunner XPLA3 CPLD Family. Preliminary Product Available in commercial grade and extended voltage to 3.6V) industrial grade 5V tolerant I/O pins Input register set up time 2.5 ns Single pass logic expandable to 48 product terms High-speed pin-to-pin delays 5.0 ns Slew rate control per output 100% routable Security bit prevents unauthorized access Supports hot-plugging capability.
GAL16V8B-10LJ : High Performance E2cmos PLD Generic Array Logic. HIGH PERFORMANCE E CMOS TECHNOLOGY 5 ns Maximum Propagation Delay Fmax = 166 MHz 4 ns Maximum from Clock Input to Data Output UltraMOS® Advanced CMOS Technology to 75% REDUCTION IN POWER FROM BIPOLAR 75mA Typ Icc on Low Power Device 45mA Typ Icc on Quarter Power Device ACTIVE PULL-UPS ON ALL PINS E CELL TECHNOLOGY Reconfigurable Logic Reprogrammable.
JBP28L22MJ : PROMs. ti JBP28L22, 256x8 Bi-polar Prom.
LX128B-32F208C : IspGDX2V/B/C Family High Performance Interfacing And Switchingthe IspGDX2 Family is Lattice S Second Generation Insystemprogrammable Generic Digital Crosspoint Switchfor High Speed Bus Switching And Interface Applications..
PAL16R4AM : PALs. Choice of Operating Speeds High-Speed, A Devices. 25 MHz Min Half-Power, A-2 Devices. 16 MHz Min Choice of Input/Output Configuration Package Options Include Both Ceramic DIP and Chip Carrier in Addition to Ceramic Flat Package DEVICE PAL16R8 I INPUTS 3-STATE O OUTPUTS REGISTERED Q OUTPUTS 4 (3-state buffers) 6 (3-state buffers) 8 (3-state buffers).
PCI32 : FPGA/PLD Soft Core. Spartan-xl Master & Slave Interface. Core Specifics Device Family CLBs Used1 IOBs Used System Clock fmax Device Used Spartan-XL -33MHz Bi-directional data buses SelectRAMTM (optional user FIFO) Boundary scan (optional) Supported Devices/Resources Remaining Xilinx Inc. 2100 Logic Drive San Jose, CA 95124 Phone: +1 408-559-7778 Fax: +1 408-377-3259 E-mail: Techsupport: firstname.lastname@example.org.
PCI32VIRTEX : FPGA/PLD Soft Core. Interface V3.0. With the Xilinx LogiCORETM PCI Interface, a designer can build a customized, fully PCI 2.3-compliant core with the highest possible sustained performance, 528 Mbytes/sec. PCI32 Resource Utilization(1) Slice Four Input LUTs Slice Flip-Flops IOB Flip-Flops IOBs TBUFs GCLKs Provided with Core Documentation PCI Design Guide PCI Implementation Guide Design.
PLS159A : EE Programmable. Sequencer Devices. The a 3-State output, registered logic element combining AND/OR gate arrays with clocked J-K flip-flops. These J-K flip-flops are dynamically convertible to D-type via a "fold-back" inverting buffer and control gate FC. It 8 registered I/O outputs (F) in conjunction with 4 bidirectional I/O lines (B). These yield variable I/O gate and register configurations.
QL3004 : Pasic High-Speed, Low Power, Instant-On, High Security Fpgas. 4,000 Usable PLD Gate pASIC 3 FPGA Combining High Performance and High Density 400 MHz Datapaths 0.35 µm four-layer metal non-volatile CMOS process for smallest die sizes to the logic cell flip-flop clock, set and reset inputs each driven by an input-only pin Six global clock/control networks available to the logic cell; F1, clock set, reset inputs.
TIBPAL16 : SRAM-based FPGA/PAL. High-performance Impact-x E PAL) Circuits. High-Performance Operation: fmax (no feedback) TIBPAL16R'-7C Series. 100 MHz Min TIBPAL16R'-10M Series. 62.5 MHz Min fmax (internal feedback) TIBPAL16R'-7C Series. 100 MHz Min TIBPAL16R'-10M Series. 62.5 MHz Min fmax (external feedback) TIBPAL16R'-7C Series. 74 MHz Min TIBPAL16R'-10M Series. 52.5 MHz Min Propagation Delay TIBPAL16L'-7C Series. 7 ns Max TIBPAL16L'-10M.
TIBPAL16R4-20M : PALs. High-performance Impact (tm) Pal(r) Circuits. TIBPAL 16L8-15C, TIBPAL 16R4-15C, TIBPAL 16R6-15C, TIBPAL 16R8-15C TIBPAL 16L8-20M, TIBPAL 16R4-20M, TIBPAL 16R6-20M, TIBPAL 16R8-20M HIGH-PERFORMANCE IMPACT TM PAL® CIRCUITS High-Performance Operation: Propagation Delay C Suffix. 15 ns Max M Suffix. 20 ns Max Functionally Equivalent, but Faster Than PAL16R4A, PAL16R6A, and PAL16R8A Power-Up Clear on Registered.
TIBPAL16R6-10C : PALs. High-Performance Operation: fmax (w/o feedback) TIBPAL16R'-10C Series. 62.5 MHz Min TIBPAL16R'-12M Series. 56 MHz Min fmax (with feedback) TIBPAL16R'-10C Series. 55.5 MHz Min TIBPAL16R'-12M Series. 48 MHz Min Propagation Delay TIBPAL16L'-10C Series. 10 ns Max TIBPAL16L'-12M Series. 12 ns Max Functionally Equivalent, but Faster than, Existing 20-Pin.
TIBPAL16R6-20M : PALs. High-performance Impact (tm) Pal(r) Circuits. TIBPAL 16L8-15C, TIBPAL 16R4-15C, TIBPAL 16R6-15C, TIBPAL 16R8-15C TIBPAL 16L8-20M, TIBPAL 16R4-20M, TIBPAL 16R6-20M, TIBPAL 16R8-20M HIGH-PERFORMANCE IMPACT TM PAL® CIRCUITS High-Performance Operation: Propagation Delay C Suffix. 15 ns Max M Suffix. 20 ns Max Functionally Equivalent, but Faster Than PAL16R4A, PAL16R6A, and PAL16R8A Power-Up Clear on Registered.
TIBPAL16R6-25CFN : PALs. ti TIBPAL16R6-25C, Low-power High-performance Impact<TM> PAL<R> Circuits.
TIBPAL20L8-15C : PALs. High-Performance: fmax (w/o feedback) TIBPAL20R' -15C Series. 45 MHz TIBPAL20R' -20M Series. 41.6 MHz High-Performance. 45 MHz Min Reduced ICC 180 mA Max Functionally Equivalent, but Faster Than PAL20R6, PAL20R8 Power-Up Clear on Registered Devices (All Register Outputs are Set Low, but Voltage Levels at the Output Pins Go High) Preload Capability on Output.
XC5200 : XC5200 Field Programmable Gate Array. Product Footprint compatibility in common packages within the XC5200 Series and with the XC4000 Series - Over 150 device/package combinations, including advanced BGA, TQ, and VQ packaging available Fully Supported by Xilinx Development System - Automatic place and route software - Wide selection of PC and Workstation platforms - Over 100 3rd-party Alliance.