Details, datasheet, quote on part number: CY38100
DescriptionCPLDS Designed For Migration
CompanyCypress Semiconductor Corp.
DatasheetDownload CY38100 datasheet
Find where to buy


Features, Applications


High density to 100K usable gates to 1536 macrocells to 302 maximum I/O pins Eight Dedicated Inputs including four clock pins and four global I/O control signal pins; four JTAG interface pins for reconfigurability/boundary scan Embedded Memory 48 Kb embedded dual-port Channel memory 125 MHz in-system operation AnyVoltTM interface 3.3V and 2.5V VCC operation 3.3V, 2.5V and 1.8V I/O capability Low Power Operation 0.18-µm 6-layer metal SRAM-based logic process Full-CMOS implementation of product term array Simple timing model No penalty for using full 16 product terms / macrocell No delay for single product term steering or sharing Flexible clocking Four synchronous clocks per device Locally generated Product Term clock Clock polarity control at each register Carry-chain logic for fast and efficient arithmetic operations Multiple I/O standards supported: LVCMOS (3.3/3.0/2.5/1.8V), LVTTL, 3.3V PCI Compatible with NOBLTM, ZBTTM, and QDRTM SRAMs Programmable slew rate control on each I/O pin User-Programmable Bus Hold capability on each I/O pin Fully PCI compliant (as per PCI spec rev. 2.2) Compact PCI hot swap ready Multiple package/pinout offering across all densities to 484 pins in PQFP and FBGA packages Simplifies design migration across density In-System ReprogrammableTM (ISRTM) JTAG-compliant on-board configuration Design changes don't cause pinout changes IEEE1149.1 JTAG boundary scan Pin-to-pin compatible with Cypress's high-end Delta39KTM CPLDs allowing easy migration path to: More embedded memory Spread AwareTM PLL Higher density and higher speed devices High speed I/O standards and more....

Warp® IEEE 1076/1164 VHDL or IEEE 1364 Verilog context sensitive editing Active-HDL FSM graphical finite state machine editor Active-HDL SIM post-synthesis timing simulator Architecture Explorer for detailed design analysis Static Timing Analyzer for critical path analysis Available on, Windows 98TM, Windows NTTM, Windows METM, Windows 2000TM, and Sun Solaris 2.5 & later for $99 Supports all Cypress programmable logic products

Channel memory (Kb) 24 48 Maximum I/O Pins 302 fMAX2 (MHz) 125 Speed tPD Pin-to-Pin (ns) 10 Standby 10 mA

Notes: 1. Upper limit of typical gates is calculated by assuming only 50% of the channel memory is used. 2. Standby ICC values are with no output load and stable inputs.

Device Package Offering and I/O Count Including Dedicated Clock and Control Inputs

Note: 3. Speed bins shown here are for Commercial operating ranges. Please refer to the Quantum38K Part Numbers (Ordering Information) on page 26 for Industrialrange speed bins

Figure 1. Quantum38K100 Block Diagram (3 Rows x 4 Columns) with I/O Bank Structure


Related products with the same datasheet
Some Part number from the same manufacture Cypress Semiconductor Corp.
CY38100V208-125NTC Quantum38K CPLD
CY38100V208-125NTI CPLDS Designed For Migration
CY38100V484-125BBC Quantum38K CPLD
CY38100V484-125BBI CPLDS Designed For Migration
CY3900I Delta39K / Ultra37000 Isr Programming Kit
CY39030V CPLDS at Fpga Densities Delta39K Isr CPLD Family
CY39030V208-125NTC Delta39K CPLDS
CY39030Z CPLDS at Fpga Densities Delta39K Isr CPLD Family
CY39050V208-125NTC Delta39K CPLDS
CY39050Z CPLDS at Fpga Densities Delta39K Isr CPLD Family
CY39100V208-125NTC Delta39K CPLDS

CY7C1041CV33-10VI : Async SRAM

CY7C1518JV18-250BZI : 72-mbit Ddr-ii SRAM 4-word Burst Architecture

CYW15G0201DXB-BBC : Independent Clock Quad Hotlink II Transceiver

CY37128VP208-167UXC : 5V, 3.3v, Isrtm High-performance Cplds

CY7C1394CV18-200BZI : 3.3V 4k/8k/16k/32k x 8/9 Dual-port Static RAM

CY7C1370D-167BZC : 9-mbit (256k x 32) Flow-through SRAM with Nobl˘â Architecture

CY7C1325B-80AC : 2K X 8 DUAL-PORT SRAM, 35 ns, PDIP48 Specifications: Memory Category: SRAM Chip ; Density: 16 kbits ; Number of Words: 2 k ; Bits per Word: 8 bits ; Package Type: DIP, 0.600 INCH, LEAD FREE, DIP-48 ; Pins: 48 ; Logic Family: CMOS ; Supply Voltage: 5V ; Access Time: 35 ns ; Operating Temperature: 0 to 70 C (32 to 158 F)

MT55L128L18P1F-7.5 : 128K X 18 ZBT SRAM, 7.5 ns, PBGA165 Specifications: Memory Category: SRAM Chip ; Density: 2359 kbits ; Number of Words: 128 k ; Bits per Word: 18 bits ; Package Type: FBGA-165 ; Pins: 165 ; Logic Family: CMOS ; Supply Voltage: 3.3V ; Access Time: 7.5 ns ; Operating Temperature: 0 to 70 C (32 to 158 F)

W212HT : 146 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48 Specifications: Device Type: Clock Generator ; Package Type: Surface Mount, SSOP, 0.300 INCH, SSOP-48 ; Supply Voltage: 2.38 to 2.62 volts ; Frequency: 14.32 MHz ; Operating Temperature: 0.0 to 70 C (32 to 158 F)

0-C     D-L     M-R     S-Z