Details, datasheet, quote on part number: CY39200V484-125BBC
CategoryFPGAs/PLDs => PLDs (Programmable Logic Devices) => CPLDs (Computer PLD)
DescriptionDelta39K CPLDS
CompanyCypress Semiconductor Corp.
DatasheetDownload CY39200V484-125BBC datasheet
Find where to buy


Features, Applications
Delta39KTM ISRTM CPLD Family CPLDs at FPGA DensitiesTM

High density to 200K usable gates to 3072 macrocells to 428 maximum I/O pins Twelve dedicated inputs including four clock pins, four global I/O control signal pins and four JTAG interface pins for boundary scan and reconfigurability Embedded memory to 480K bits embedded SRAM to 384K bits of (single-port) cluster memory to 96K bits of (dual-port) channel memory High speed ­ 233-MHz in-system operation AnyVoltTM interface 3.3V, 2.5V, and 1.8V VCC versions available 3.3V, 2.5V,1.8V, and 1.5V I/O capability on all versions Low-power operation 0.18-mm six-layer metal SRAM-based logic process Full-CMOS implementation of product term array Standby current as low at 1.8V VCC Simple timing model No penalty for using full 16 product terms/macrocell No delay for single product term steering or sharing Flexible clocking Spread AwareTM PLL drives all four clock networks Allows 0.6% spread spectrum input clocks Several multiply, divide and phase shift options Offered with 3.3/2.5V versions only Four synchronous clock networks per device Locally generated product term clock Clock polarity control at each register Carry-chain logic for fast and efficient arithmetic operations Multiple I/O standards supported LVCMOS (3.3/3.0/2.5/1.8V), LVTTL, 3.3V PCI, SSTL2 (I-II), SSTL3 (I-II), HSTL (I-IV), and GTL+ Compatible with NOBLTM, ZBTTM, and QDRTM SRAMs Programmable slew rate control on each I/O pin User-programmable Bus Hold capability on each I/O pin Fully 3.3V PCI compliant (to 66 MHz 64-bit PCI spec, rev. 2.2) CompactPCI hot swap ready Multiple package/pinout offering across all densities to 676 pins in PQFP, BGA, and FBGA packages Same pinout for 3.3V/2.5V and 1.8V devices Simplifies design migration across density Self-BootTM solution in BGA and FBGA packages In-System ReprogrammableTM (ISRTM) JTAG-compliant on-board programming Design changes do not cause pinout changes IEEE1149.1 JTAG boundary scan

Warp® IEEE 1076/1164 VHDL or IEEE 1364 Verilog context sensitive editing Active-HDL FSM graphical finite state machine editor Active-HDL SIM post-synthesis timing simulator Architecture Explorer for detailed design analysis Static Timing Analyzer for critical path analysis Available on Windows 95/98/2000/XPTM and Windows NTTM for $99 Supports all Cypress programmable logic products

Typical ­ 288K Cluster memory (Kbits) Channel memory (Kbits) Maximum I/O Pins fMAX2 (MHz) Speed - tPD Pin-to-Pin (ns) Standby 4 mA

Notes: 1. Upper limit of typical gates is calculated by assuming only 10% of the channel memory is used. 2. Standby ICC values are with PLL not utilized, no output load and stable inputs.

Device Package Offering and I/O Count Including Dedicated Clock and Control Inputs

Notes: 3. Speed bins shown here are for commercial operating range. Please refer to Delta39K ordering information on industrial-range speed bins on page 40. 4. Self-boot solution integrates the boot PROM (flash memory) with Delta39K die inside the same package. This flash memory can endure at least 10,000 programming/erase cycles and can retain data for at least 100 years.

Figure 1. Delta39K100 Block Diagram (Three Rows × Four Columns) with I/O Bank Structure

The Delta39K family, based a 0.18-mm, six-layer metal CMOS logic process, offers a wide range of high-density solutions at unparalleled system performance. The Delta39K family is designed to combine the high speed, predictable timing, and ease of use of CPLDs with the high densities and low power of FPGAs. With devices ranging from to 200,000 usable gates, the family features devices ten times the size of previously available CPLDs. Even at these large

densities, the Delta39K family is fast enough to implement a fully synthesizable 64-bit, 66-MHz PCI core. The architecture is based on Logic Block Clusters (LBC) that are connected by Horizontal and Vertical (H and V) routing channels. Each LBC features eight individual Logic Blocks (LB) and two cluster memory blocks. Adjacent to each LBC is a channel memory block, which can be accessed directly from the I/O pins. Both types of memory blocks are highly configurable and can be cascaded in width and depth. See Figure 1 for a block diagram of the Delta39K architecture.


Related products with the same datasheet
Some Part number from the same manufacture Cypress Semiconductor Corp.
CY39200V484-181BBC Delta39K CPLDS
CY39200Z CPLDS at Fpga Densities Delta39K Isr CPLD Family
CY3LV010 512K / 1 Mbit CPLD Boot EePROM
CY5057 High-frequency Flash Programmable PLL Die With Spread Spectrum
CY54FCT163T 4-bit Binary Counter
CY54FCT240T 8-bit Buffers/line Drivers
CY54FCT245T 8-bit Transceiver
CY54FCT374T 8-bit Registers
CY54FCT540T 8-bit Buffers/line Drivers
CY54FCT574T 8-bit Registers
CY54FCT646T 8-bit Registered Transceiver
CY54FCT841T 10-bit Latch
CY6116A Memory Products
CY6116A-35LMB Async SRAM
CY62126BV 64K X 16 Static RAM
CY62126BV Mobl 64k X 16 Static RAM
CY62126BVLL-55ZI Micropower Asynchronous SRAMs
CY62126DV30 64K X 16 Static RAM
CY62126DV30L-55BAI Micropower Asynchronous SRAMs

CY7C263-40WC :

CY7C43646-10AC : 5V SYNC X36 Tri Bus Fifo

CYWUSB6932-28SEC : Wirelessusb LS 2.4-GHz DSSS Radio SoCFeatures2.4-GHz Radio Transceiver Operates in The Unlicensed Industrial, Scientific, And Medical (ISM) Band (2.4-GHz 2.483GHz) 90-dBm Receive Sensitivity Up to 0-dBm Output Power Range of up to 10 Meters or More

GVT71512ZC18 : 256Kx36/512Kx18 Pipelined SRAM With Nobl Architecture

CY25100SXC-XXXW : Spread Aware Ten/eleven Output Zero Delay Buffer

CY7B933-SXC : Hotlink Transmitter/receiver

CY3732VP100-66BGXC : 5V, 3.3v, Isrtm High-performance Cplds

CY7C1529JV18-250BZI : 72-mbit Ddr-ii SIO SRAM 2-word Burst Architecture

CY7C1911BV18-278BZI : 256 Kb (64K x 4) Static RAM

CY7C1415TV18-250BZC : Memory Integrated Circuit (ics) SRAM - Synchronous, QDR II Tray 1.7 V ~ 1.9 V; IC SRAM 1MX36 QDRII 165-FBGA Specifications: Memory Type: SRAM - Synchronous, QDR II ; Memory Size: 36M (1M x 36) ; Speed: 167MHz ; Interface: Parallel (Byte-wide) ; Package / Case: 165-LBGA ; Packaging: Tray ; Voltage - Supply: 1.7 V ~ 1.9 V ; Operating Temperature: 0°C ~ 70°C ; Format - Memory: RAM ; Lead Free Status: Contain

CY7C1422JV18-300BZC : 1M X 36 DDR SRAM, 0.45 ns, PBGA165 Specifications: Memory Category: SRAM Chip ; Density: 37749 kbits ; Number of Words: 1000 k ; Bits per Word: 36 bits ; Package Type: 13 X 15 MM, 1.40 MM PITCH, MS-216, FBGA-165 ; Pins: 165 ; Supply Voltage: 1.8V ; Access Time: 0.4500 ns ; Operating Temperature: 0 to 70 C (32 to 158 F)

CY7C186A-55PC : 8K X 8 STANDARD SRAM, 12 ns, CDIP28 Specifications: Memory Category: SRAM Chip ; Density: 66 kbits ; Number of Words: 8 k ; Bits per Word: 8 bits ; Package Type: 0.600 INCH, CERDIP-28 ; Pins: 28 ; Logic Family: CMOS ; Supply Voltage: 5V ; Access Time: 12 ns ; Operating Temperature: -55 to 125 C (-67 to 257 F)

0-C     D-L     M-R     S-Z