|
Details, datasheet, quote on part number:W181-01GI
| |
Datasheet text preview:
W181I
Peak Reducing EMI Solution
Features
· Cypress PREMISTM family offering · Generates an EMI optimized clocking signal at the output · Selectable input to output frequency · Single 1.25% or 3.75% down or center spread output · Integrated loop filter components · Operates with a 3.3V or 5V supply · Low power CMOS design · Available in 8-pin SOIC (Small Outline Integrated Circuit) Table 1. Modulation Width Selection SS% 0 1 W181I-01, 02, 03 Output Fin Fout Fin 1.25% Fin Fout Fin 3.75% W181I-51, 52, 53 Output Fin + 0.625% Fin 0.625% Fin + 1.875% Fin 1.875%
Table 2. Frequency Range Selection W181I Option# FS2 0 0 1 1 FS1 0 1 0 1 -01, 51 (MHz) 28 FIN 36 36 FIN 48 46 FIN 57 57 FIN 75 -02, 52 (MHz) 28 FIN 36 36 FIN 48 N/A N/A -03, 53 (MHz) N/A N/A 46 FIN 57 57 FIN 75
Key Specifications
Supply Voltages: .......... VDD = 3.3Vą5% or VDD = 5Vą10% Frequency Range: .... 28 MHz Fin 75 MHz Crystal Reference Range......... 28 MHz Fin 40 MHz Cycle to Cycle Jitter: ...... 300 ps (max.) Selectable Spread Percentage: ...........1.25% or 3.75% Output Duty Cycle: ....... 40/60% (worst case) Output Rise and Fall Time: .......... 5 ns (max.)
Simplified Block Diagram
3.3 or 5.0V
Pin Configurations
SOIC
W181I-01/51
X1 XTAL Input
CLKIN or X1 NC or X2 GND SS%
X2
1 2 3 4
8 7 6 5
FS2 FS1 V DD CLK O UT
40 MHz Max .
W181I
Spread Spectrum Output (EMI suppressed)
CLKIN or X1 NC or X2 GND SS%
1 2 3 4
8 7 6 5
SSON# FS1 VDD CLKOUT
W181I-02/03 W181I-52/53
3.3 or 5.0V
Oscillator or Reference Input
W181I
Spread Spectrum Output (EMI suppressed)
PREMIS is a trademark of Cypress Semiconductor Corporation.
Cypress Semiconductor Corporation Document #: 38-07115 Rev. *A
·
3901 North First Street
·
San Jose
·
CA 95134 · 408-943-2600 Revised December 22, 2002
W181I
Pin Definitions
Pin Name CLKOUT CLKIN or X1 Pin No. (SOIC) 5 1 Pin Type O I Pin Description Output Modulated Frequency: Frequency modulated copy of the unmodulated input clock (SSON# asserted). Crystal Connection or External Reference Frequency Input: This pin has dual functions. It may either be connected to an external crystal, or to an external reference clock. Crystal Connection: If using an external reference, this pin must be left unconnected. Spread Spectrum Control (Active LOW): Asserting this signal (active LOW) turns the internal modulation waveform on. This pin has an internal pull-down resistor. Frequency Selection Bit(s) 1 and 2: These pins select the frequency range of operation. Refer to Table 2. These pins have internal pull-up resistors. Modulation Width Selection: When Spread Spectrum feature is turned on, this pin is used to select the amount of variation and peak EMI reduction that is desired on the output signal. This pin has an internal pull-up resistor. Power Connection: Connected to 3.3V or 5V power supply. Ground Connection: Connect all ground pins to the common system ground plane.
NC or X2 SSON#
2 8(02/03/52/53 ) 7, 8 (01/51)
I I
FS1:2
I
SS%
4
I
VDD GND
6 3
P G
Document #: 38-07115 Rev. *A
Page 2 of 9
W181I
Overview
The W181I products are one series of devices in the Cypress PREMIS family. The PREMIS family incorporates the latest advances in PLL spread spectrum frequency synthesizer techniques. By frequency modulating the output with a lowfrequency carrier, peak EMI is greatly reduced. Use of this technology allows systems to pass increasingly difficult EMI testing without resorting to costly shielding or redesign. In a system, not only is EMI reduced in the various clock lines, but also in all signals which are synchronized to the clock. Therefore, the benefits of using this technology increase with the number of address and data lines in the system. The Simplified Block Diagram on page 1 shows a simple implementation. times the reference frequency. (Note: For the W181I the output frequency is equal to the input frequency.) The unique feature of the Spread Spectrum Frequency Timing Generator is that a modulating waveform is superimposed at the input to the VCO. This causes the VCO output to be slowly swept across a predetermined frequency band. Because the modulating frequency is typically 1000 times slower than the fundamental clock, the spread spectrum process has little impact on system performance. Frequency Selection With SSFTG In Spread Spectrum Frequency Timing Generation, EMI reduction depends on the shape, modulation percentage, and frequency of the modulating waveform. While the shape and frequency of the modulating waveform are fixed for a given frequency, the modulation percentage may be varied. Using frequency select bits (FS1:2 pins), the frequency range can be set. Spreading percentage is set to be 1.25% or 3.75% (see Table 1). A larger spreading percentage improves EMI reduction. However, large spread percentages may either exceed system maximum frequency ratings or lower the average frequency to a point where performance is affected. For these reasons, spreading percentages between 0.5% and 2.5% are most common.
Functional Description
The W181I uses a Phase-Locked Loop (PLL) to frequency modulate an input clock. The result is an output clock whose frequency is slowly swept over a narrow band near the input signal. The basic circuit topology is shown in Figure 1. The input reference signal is divided by Q and fed to the phase detector. A signal from the VCO is divided by P and fed back to the phase detector also. The PLL will force the frequency of the VCO output signal to change until the divided output signal and the divided reference signal match at the phase detector input. The output frequency is then equal to the ratio of P/Q
VD D
Clock Input Freq. Divider Q Phase Detector Charge Pump
Reference Input
VCO
Post Dividers
CL KOUT (EMI suppressed)
Modulating Waveform Feedback Divider P
PLL
GND
Figure 1. Functional Block Diagram
Document #: 38-07115 Rev. *A
Page 3 of 9
|
|
