|
Details, datasheet, quote on part number:W218
| |
| Part: | W218 |
| Category: | Timing Circuits => Clock Generators => General Purpose PLL |
| Description: | FTG For Integrated Core Logic With 133-MHz FSB |
| Company: | Cypress Semiconductor Corp. |
| Datasheet: | Download W218 datasheet File size : 179 kB |
| Request For quote: | Find where to buy W218
|
| |
Datasheet text preview:
W218
FTG for Integrated Core Logic with 133-MHz FSB
Features
· Maximized EMI suppression using Cypress's Spread Spectrum technology · Three copies of CPU clock at 66/100/133 MHz · Nine copies of 100-MHz SDRAM clocks · Seven copies of PCI clock · Two copies of APIC clock at 33 MHz, synchronous to CPU clock · Two copies of 48-MHz clock (non-spread spectrum) optimized for USB reference input and video dot clock · Three copies of 3V 66-MHz fixed clock · One copy of 14.31818-MHz reference clock · Power down control · SMBus interface for turning off unused clocks CPU, 3V66 Output Skew:...........175 ps PCI Output Skew:........500 ps CPU to SDRAM Skew (@ 133 MHz):.......±0.5 ns CPU to SDRAM Skew (@ 100 MHz):........4.5 to 5.5 ns CPU to 3V66 Skew (@ 66 MHz): ..... 7.0 to 8.0 ns 3V66 to PCI Skew (3V66 lead):..1.5 to 3.5 ns PCI to APIC Skew: ..... ±0.5 ns Table 1. Pin Selectable Functions Tristate# 0 0 1 1 1 1 FSEL0 0 1 0 1 0 1 FSEL1 x x 0 0 1 1 CPU Three-state Test 66 MHz 100 MHz 133 MHz 133 MHz SDRAM Three-state Test 100 MHz 100 MHz 133 MHz 100 MHz
Key Specifications
CPU, SDRAM Outputs Cycle-to-Cycle Jitter:..... 250 ps APIC, 48-MHz, 3V66, PCI Outputs Cycle-to-Cycle Jitter:......... 500 ps APIC, SDRAM Output Skew: ..... 250 ps
Block Diagram
VDDQ3
Pin Configuration [1]
*REF0/FSEL1 VDDQ3 X1 X2 GND GND 3V66_0 3V66_1 3V66_AGP VDDQ3 VDDQ3 PCI0_ICH PCI1 GND PCI2 PCI3 GND PCI4 PCI5 PCI6 VDDQ3 VDDA GNDA GND USB DOT VDDQ3 FSEL0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32 31 30 29 GND APIC0 APIC1 VDDQ2 CPU0 VDDQ2 CPU1 CPU2_ITP GND GND SDRAM0 SDRAM1 VDDQ3 SDRAM2 SDRAM3 GND SDRAM4 SDRAM5 VDDQ3 SDRAM6 SDRAM7 GND DCLK VDDQ3 PWR_DWN# SCLK SDATA Tristate#
X1 X2
XTAL OSC
PLL REF FREQ
REF0/FSEL1
VDDQ2
SDATA SCLK
I2C Logic
Divider, Delay, and Phase Control Logic
2
CPU0:1 CPU2_ITP APIC0:1 VDDQ3
W218
2
FSEL0:1 VDDA
PLL 1
2
3V66_0:1 3V66_AGP PCI0_ICH
Tristate#
PCI1:6
7
DCLK PWR_DWN#
8
SDRAM0:7
VDDA
PLL2
VDDQ3 USB DOT
Note: 1. Internal pull-down resistors present on input marked with *. Design should not solely rely on internal pull-down resister to set I/O pin LOW.
Intel is a registered trademark of Intel Corporation.
Cypress Semiconductor Corporation Document #: 38-07221 Rev. **
·
3901 North First Street
·
San Jose
·
CA 95134 · 408-943-2600 Revised September 27, 2001
W218
Pin Definitions
Pin Name REF0/FSEL1 X1 X2 PCI0_ICH, PCI1:6 3V66_0:1/ 3V66_AGP USB DOT FSEL0, Tristate# PWR_DWN# Pin No. 1 3 4 12, 13, 15, 16, 18, 19, 20 7, 8, 9 25 26 28, 29 32 Pin Type I/O I O O O O O I I Pin Description Reference Clock: 3.3V 14.318-MHz clock output. This pin also serves as a strap option for CPU frequency selection. See Table 1 for detailed descriptions. Crystal Input: This pin has dual functions. It can be used as an external 14.318-MHz crystal connection or as an external reference frequency input. Crystal Output: A connection for an external 14.318-MHz crystal. If using an external reference, this pin must be left unconnected. PCI Clock 0 through 6: 3.3V 33-MHz PCI clock outputs. PCI1:7 can be individually turned off via SMBus interface. 66-MHz Clock Output: 3.3V fixed 66-MHz clock. USB Clock Output: 3.3V fixed 48-MHz, non-spread spectrum USB clock output. Dot Clock Output: 3.3V 48-MHz, non-spread spectrum signal. Clock Function Selection pins: LVTTL-compatible input to select device functions. See Table 1 for detailed descriptions. Power-Down Control: LVTTL-compatible asynchronous input that places the device in power-down mode when held LOW. This input can be used as the VTT_PWRGD input to support Intel VRM 8.5 implementation. CPU Clock Outputs: Clock outputs for the host bus interface and integrated test port. Output frequencies run at 66 MHz, 100 MHz, or 133 MHz depending on the configuration of SEL0:1 and SEL133. Voltage swing set by VDDQ2. SDRAM Clock Outputs: 3.3V outputs running at 100 MHz. SDRAM0:7 can be individually turned off via SMBus interface. Synchronous APIC Clock Outputs: Clock outputs running synchronous with the PCI clock outputs (33 MHz). Voltage swing set by VDDQ2. Data pin for SMBus circuitry. Clock pin for SMBus circuitry. 3.3V Power Connection: Power supply for SDRAM output buffers, PCI output buffers, 3V66 output buffers, reference output buffers, and 48-MHz output buffers. Connect to 3.3V. 3.3V Power Connection: Power supply for core logic, PLL circuitry. Connect to 3.3V. 2.5V Power Connection: Power supply for IOAPIC and CPU output buffers. Connect to 2.5V or 3.3V. Ground Connections: Connect all ground pins to the common system ground plane. Ground Connections: Ground for core logic, PLL circuitry.
CPU2_ITP, CPU0:1 SDRAM0:7, DCLK APIC0:1 SDATA SCLK VDDQ3
49,52,50
O
46, 45, 43, 42, 40, 39, 37, 36, 34 55, 54 30 31 2, 10, 11, 21, 27, 33, 38, 44 22 51, 53 5, 6, 14, 17, 24, 35, 41, 47, 48, 56 23
O
O I/O I P
VDDA VDDQ2 GND
P P G
GNDA
G
Document #: 38-07221 Rev. **
Page 2 of 17
W218
VDD Output Strapping Resistor 10 k (Load Option 1) W218 Power-on Reset Timer Output Buffer Output Three-state
Q
Series Termination Resistor Clock Load
Hold Output Low
D
10 k (Load Option 0)
Data Latch
Figure 1. Input Logic Selection Through Resistor Load Option
Overview
The W218 is a highly integrated frequency timing generator, supplying all the required clock sources for an Intel® architecture platform using graphics integrated core logic.
Functional Description
I/O Pin Operation REF0/FSEL1is a dual-purpose l/O pin. Upon power-up the pin acts as a logic input. If the pin is strapped to a HIGH state externally, CPU clock outputs will run at 133 MHz. If it is strapped LOW, CPU clock outputs will be determined by the status of FSEL input pin. An external 10-k strapping resistor should be used. Figure 1 shows a suggested method for strapping resistor connections.
After 2 ms, the pin becomes an output. Assuming the power supply has stabilized by then, the specified output frequency is delivered on the pins. If the power supply has not yet reached full value, output frequency initially may be below target but will increase to target once supply voltage has stabilized. In either case, a short output clock cycle may be produced from the CPU clock outputs when the outputs are enabled. Pin Selectable Functions Table 1 outlines the device functions selectable through Threestate#, FSEL0 and FSEL1. Specific outputs available at each pin are detailed in Table 2 below. The SEL0 pin requires a 220 pull-up resistor to 3.3V for the W218 to sense the maximum host bus frequency of the processor and configure itself accordingly. Also note that FSEL0, Threestate# input levels should be stable within 500 µs of the later of VDDQ3, VDDQ2, PWR_DWN# rising edge.
Table 2. CK Whitney Truth Table
Tristate# FSEL0 FSEL1 CPU S DRAM 3V 66 PCI 48 MHz RE F APIC
Notes 2 4, 5 3, 6, 7 3, 6, 7 3, 6, 7 3, 6, 7
0 0 1 1 1 1
0 1 0 1 0 1
X X 0 0 1 1
Hi-Z TCLK/4 66 MHz 100 MHz 133 MHz 133 MHz
Hi-Z TCLK/4 100 MHz 100 MHz 133 MHz 100 MHz
Hi-Z TCLK/6 66 MHz 66 MHz 66 MHz 66 MHz
Hi-Z TCLK/12 33 MHz 33 MHz 33 MHz 33 MHz
Hi-Z TCLK/2 48 MHz 48 MHz 48 MHz 48 MHz
Hi-Z TCLK 14.318 MHz 14.318 MHz 14.318 MHz 14.318 MHz
Hi-Z TCLK/12 33 MHz 33 MHz 33 MHz 33 MHz
Notes: 2. Provided for board-level "bed of nails" testing. 3. "Normal" mode of operation. 4. TCLK is a test clock overdriven on the XTAL_IN input during test mode. 5. Required for DC output impedance verification. 6. Range of reference frequency allowed is min. = 14.316 MHz, nominal = 14.31818 MHz, max. = 14.32 MHz. 7. Frequency accuracy of 48 MHz must be +167 PPM to match USB default.
Document #: 38-07221 Rev. **
Page 3 of 17
|
|
