|
Details, datasheet, quote on part number:W229B
| |
| Part: | W229B |
| Category: | Timing Circuits => Real Time Clocks |
| Description: | Frequency Generator For Integrated Core Logic With 133-mhz FSB |
| Company: | Cypress Semiconductor Corp. |
| Datasheet: | Download W229B datasheet File size : 398 kB |
| Request For quote: | Find where to buy W229B
|
| |
Datasheet text preview:
1W 229 B
W229 B
Frequency Generator for Integrated Core Logic with 133-MHz FSB
Features
· Maximized EMI suppression using Cypress's Spread Spectrum technology · Low jitter and tightly controlled clock skew · Highly integrated device providing clocks required for CPU, core logic, and SDRAM · Two copies of CPU clock · Thirteen copies of SDRAM clock · Eight copies of PCI clock · One copy of synchronous APIC clock · Three copies of 66-MHz outputs · Two copies of 48-MHz outputs · One copy of selectable 24- or 48-MHz clock · One copy of double strength 14.31818-MHz reference clock · Power-down control · SMBus interface for turning off unused clocks Table 1. Frequency Selections
FS4 FS3 FS2 FS1 FS0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 CPU 75.3 95.0 129.0 150.0 150.0 110.0 140.0 144.0 68.3 105.0 138.0 140.0 66.8 100.2 133.6 133.6 157.3 160.0 146.6 122.0 127.0 122.0 117.0 114.0 80.0 78.0 166.0 133.6 66.6 100.0 133.3 133.3 SDRAM 3V66 113.0 95.0 129.0 113.0 150.0 110.0 140.0 108.0 102.5 105.0 138.0 105.0 100.2 100.2 133.6 100.2 118.0 120.0 110.0 91.5 127.0 122.0 117.0 114.0 120.0 117.0 124.5 133.6 100.0 100.0 133.3 100.0 75.3 63.3 86.0 75.3 75.0 73.0 70.0 72.0 68.3 70.0 69.0 70.0 66.8 66.8 66.8 66.8 78.6 80.0 73.3 61.0 84.6 81.3 78.0 76.0 80.0 78.0 83.0 89.0 66.6 66.6 66.6 66.6 PCI 37.6 31.6 43.0 37.6 37.5 36.6 35.0 36.0 34.1 35.0 34.5 35.0 33.4 33.4 33.4 33.4 39.3 40.0 36.6 30.5 42.3 40.6 39.0 38.0 40.0 39.0 41.5 44.5 33.3 33.3 33.3 33.3 APIC 18.8 15.8 21.5 18.8 18.7 18.3 17.5 18.0 17.0 17.5 17.0 17.5 16.7 16.7 16.7 16.7 19.6 20.0 18.3 15.2 21.1 20.3 19.5 19.0 20.0 19.5 20.7 22.2 16.6 16.6 16.6 16.6 SS OFF 0.6% OFF OFF OFF OFF OFF OFF OFF OFF OFF OFF ±0.45% ±0.45% ±0.45% ±0.45% OFF OFF OFF 0.6% OFF 0.6% OFF OFF OFF OFF OFF OFF 0.6% 0.6% 0.6% 0.6%
Key Specifications
CPU, SDRAM Outputs Cycle-to-Cycle Jitter: .... 250 ps APIC, 48-MHz, 3V66, PCI Outputs Cycle-to-Cycle Jitter:......... 500 ps CPU, 3V66 Output Skew:........... 175 ps SDRAM, APIC, 48-MHz Output Skew:...... 250 ps PCI Output Skew: ....... 500 ps CPU to SDRAM Skew (@ 133 MHz) ..... ± 0.5 ns CPU to SDRAM Skew (@ 100 MHz) ........ 4.5 to 5.5 ns CPU to 3V66 Skew (@ 66 MHz)...... 7.0 to 8.0 ns 3V66 to PCI Skew (3V66 lead) .. 1.5 to 3.5 ns PCI to APIC Skew ..... ± 0.5 ns
Block Diagram
X1 X2 XTAL OSC
PLL REF FREQ
VDDQ3 REF2X/FS3*
Pin Configuration [1]
GND VDDQ3 REF2X/FS3* X1 X2 VDDQ3 3V66_0 3V66_1 3V66_2 GND PCI0/FS0* PCI1/FS1* PCI2/FS2* GND PCI3 PCI4 VDDQ3 PCI5 PCI6 PCI7 GND 48MHz_0 48MHz_1/FS4* SIO/24_48MHz#* VDDQ3 SDATA GND VDD3 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32 31 30 29 VDDQ2 APIC GND VDDQ2 CPU0 CPU1 GND SDRAM0 SDRAM1 SDRAM2 VDDQ3 GND SDRAM3 SDRAM4 SDRAM5 SDRAM6 VDDQ3 GND SDRAM7 SDRAM8 SDRAM9 SDRAM10 VDDQ3 GND SDRAM11 SDRAM12 PWRDWN#^ SCLK
VDDQ2
SDATA SCLK
I2C Logic
(FS0:4*)
Divider, Delay, and Phase Control Logic
CPU0:1
2
W229B
APIC VDDQ3
3
3V66_0:2 PCI0/FS0* PCI1/FS1* PCI2/FS2*
PLL 1
5
PCI3:7 SDRAM0:12
PWRDWN#
13
VDDQ3 48MHz_0
PLL2
/2
48MHz_1/FS4* SI0/24_48 MHz#*
Note: 1. Internal pull-down or pull-up resistors present on inputs marked with * or ^, respectively. Design should not rely solely on internal pull-up or pull-down resistor to set I/O pins HIGH or LOW, respectively.
Cypress Semiconductor Corporation
·
3901 Nor th First Street
·
San Jose
·
CA 95134
·
408-943-2600 July 5, 2001
W229B
I
Pin Definitions
Pin Name REF2x/FS3* Pin No. 3 Pin Type I/O Pin Description Reference Clock with 2x Drive/Frequency Select 3: 3.3V 14.318-MHz clock output. This pin also serves as the select strap to determine device operating frequency as described in Table 1. Crystal Input: This pin has dual functions. It can be used as an external 14.318MHz crystal connection or as an external reference frequency input. Crystal Output: An input connection for an external 14.318-MHz crystal connection. If using an external reference, this pin must be left unconnected. PCI Clock 0/Frequency Selection 0: 3.3V 33-MHz PCI clock outputs. This pin also serves as the select strap to determine device operating frequency as described in Table 1. PCI Clock 1/Frequency Selection 1: 3.3V 33-MHz PCI clock outputs. This pin also serves as the select strap to determine device operating frequency as described in Table 1. PCI Clock 2/Frequency Selection 2: 3.3V 33-MHz PCI clock outputs. This pin also serves as the select strap to determine device operating frequency as described in Table 1. PCI Clock 3 through 7: 3.3V 33-MHz PCI clock outputs. PCI0:7 can be individually turned off via SMBus interface. 66-MHz Clock Output: 3.3V output clocks. The operating frequency is controlled by FS0:4 (see Table 1). 48-MHz Clock Output: 3.3V fixed 48-MHz, non-spread spectrum clock output. 48-MHz Clock Output/Frequency Selection 4: 3.3V fixed 48-MHz, non-spread spectrum clock output. This pin also serves as the select strap to determine device operating frequency as described in Table 1. Clock Output for Super I/O: This is the input clock for a Super I/O (SIO) device. During power up, it also serves as a selection strap. If it is sampled HIGH, the output frequency for SIO is 24 MHz. If the input is sampled LOW, the output is 48 MHz. Power Down Control: LVTTL-compatible input that places the device in powerdown mode when held LOW. CPU Clock Outputs: Clock outputs for the host bus interface. Output frequencies depending on the configuration of FS0:4. Voltage swing is set by VDDQ2. SDRAM Clock Outputs: 3.3V outputs for SDRAM and chipset. The operating frequency is controlled by FS0:4 (see Table 1).
X1 X2 PCI0/FS0*
4 5 11
I I I/O
PCI1/FS1*
12
I/O
PCI2/FS2*
13
I/O
PCI3:7 3V66_0:2 48MHz_0 48MHz_1/ FS4* SIO/ 24_48MHz#* PWRDWN# CPU0 :1 SDRAM0:12,
15, 16, 18, 19, 20 7, 8, 9 22 23
O O O I/O
24
I/O
30 52, 51 49, 48, 47, 44, 43, 42, 41, 38, 37, 36, 35, 32, 31 55 26 29 2, 6, 17, 25, 34, 40, 46 28 53, 56 1, 10, 14, 21, 27, 33, 39, 45, 50, 54
I O
O
APIC SDATA SCLK VDDQ3 VDD3 VDDQ2 GND
O I/O I P P P G
Synchronous APIC Clock Outputs: Clock outputs running synchronous with the PCI clock outputs. Voltage swing set by VDDQ2. Data pin for SMBus circuitry. Clock pin for SMBus circuitry. 3.3V Power Connection: Power supply for SDRAM output buffers, PCI output buffers, reference output buffers and 48-MHz output buffers. Connect to 3.3V. 3.3V Power Connection: Power supply for PLL core. 2.5V Power Connection: Power supply for IOAPIC and CPU output buffers. Connect to 2.5V or 3.3V. Ground Connections: Connect all ground pins to the common system ground plane.
2
W229B
Output Strapping Resistor Series Termination Resistor W229B Power-on Reset Timer Clock Load Output Buffer Output Three-state
Q
Hold Output Low
D
10 k
Data Latch
Figure 1. Input Logic Selection Through Resistor Load Option.
Overview
The W229B is a highly integrated frequency timing generator, supplying all the required clock sources for an Intel® architecture platform using graphics integrated core logic.
lized. In either case, a short output clock cycle may be produced from the CPU clock outputs when the outputs are enabled. Offsets Among Clock Signal Groups Figure 2, Figure 3, and Figure 4 represent the phase relationship among the different groups of clock outputs from W229B when it is providing a 66-MHz CPU clock, a 100-MHz CPU clock, and a 133-MHz CPU clock, respectively. It should be noted that when CPU clock is operating at 100 MHz, CPU clock output is 180 degrees out of phase with SDRAM clock outputs. Power Down Control W229B provides one PWRDWN# signal to place the device in low-power mode. In low-power mode, the PLLs are turned off and all clock outputs are driven LOW.
Functional Description
I/O Pin Operation Pin # 3, 11, 12, 13, 23, and 24 are dual-purpose l/O pins. Upon power-up the pin acts as a logic input. An external 10-k strapping resistor should be used. Figure 1 shows a suggested method for strapping resistor connections. After 2 ms, the pin becomes an output. Assuming the power supply has stabilized by then, the specified output frequency is delivered on the pins. If the power supply has not yet reached full value, output frequency initially may be below target but will increase to target once supply voltage has stabi10 ns 20 ns
0 ns
30 ns
40 ns
CPU 100 Period
CPU 66-MHz
SD RAM 100 Period
SDRAM 100-MHz 3V66 66-MHz PCI 33-MHz REF 14.318-MHz USB 48-MHz APIC
Hub-PC
Figure 2. Group Offset Waveforms (66-MHz CPU Clock, 100-MHz SDRAM Clock).
3
|
|
