Details, datasheet, quote on part number: 74AC109SJ
DescriptionDual JK Positive Edge-triggered Flip-flop
CompanyFairchild Semiconductor
DatasheetDownload 74AC109SJ datasheet
Cross ref.Similar parts: CD54ACT109, CD74AC109, CD74ACT109, HD74AC109FP
Find where to buy


Features, Applications

The AC/ACT109 consists of two high-speed completely independent transition clocked JK flip-flops. The clocking operation is independent of rise and fall times of the clock waveform. The JK design allows operation as a D-Type flip-flop (refer to AC/ACT74 data sheet) by connecting the J and K inputs together. Asynchronous Inputs: LOW input to SD (Set) sets Q to HIGH level LOW input to CD (Clear) sets Q to LOW level Clear and Set are independent of clock Simultaneous LOW on CD and SD makes both Q and Q HIGH


Order Number 74AC109MTC 74ACT109PC Package Number MTC16 N16E Package Description 16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow 16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide 16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide 16-Lead Plastic Dual-in-Line Package (PDIP), JEDEC MS-001, 0.300" Wide 16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow 16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide 16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide

Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.

Pin Names Q1, Q2 Description Data Inputs Clock Pulse Inputs Direct Clear Inputs Direct Set Inputs Outputs

H = HIGH Voltage Level L = LOW Voltage Level = LOW-to-HIGH Transition X = Immaterial Q0(Q0) = Previous Q0(Q0) before LOW-to-HIGH Transition of Clock

Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Supply Voltage (VCC) DC Input Diode Current (IIK) VI = VCC 0.5V DC Input Voltage (VI) DC Output Diode Current (IOK) VO = VCC 0.5V DC Output Voltage (VO) DC Output Source or Sink Current (IO) DC VCC or Ground Current per Output Pin (ICC or IGND) Storage Temperature (TSTG) Junction Temperature (TJ) PDIP 140C

Supply Voltage (VCC) AC ACT Input Voltage (VI) Output Voltage (VO) Operating Temperature (TA) Minimum Input Edge Rate (V/t) AC Devices VIN from 70% of VCC 4.5V, 5.5V Minimum Input Edge Rate (V/t) ACT Devices VIN from to 2.0V VCC 5.5V 125 mV/ns

Note 1: Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables.Fairchild does not recommend operation of FACT circuits outside databook specifications.

Symbol VIH Parameter Minimum HIGH Level Input Voltage VIL Maximum LOW Level Input Voltage VOH Minimum HIGH Level Output Voltage VCC (V) VOL Maximum LOW Level Output Voltage IIN (Note 4) IOLD IOHD ICC (Note 4) Maximum Input Leakage Current Minimum Dynamic Output Current (Note 3) Maximum Quiescent Supply Current = +25C Typ to +85C Guaranteed Limits VIN = VIL or VIH VIN = VIL or VIH A V IOL 12 mA IOL 24 mA IOL 24 mA (Note VI = VCC, GND VOLD = 1.65V Max VOHD = 3.85V Min VIN = VCC or GND V IOUT A V IOH -12 mA IOH -24 mA IOH -24 mA (Note 2) V IOUT A V VOUT 0.1V or VCC 0.1V V Units Conditions VOUT 0.1V or VCC - 0.1V

Note 2: All outputs loaded; thresholds on input associated with output under test. Note 3: Maximum test duration 2.0 ms, one output loaded at a time. Note 4: IIN and ICC @ 3.0V are guaranteed to be less than or equal to the respective limit @ 5.5V VCC.


Related products with the same datasheet
Some Part number from the same manufacture Fairchild Semiconductor
74AC109SJX Dual JK Positive Edge-triggered Flip-flop
74AC10MTC Triple 3-Input NAND Gate
74AC11 Triple 3-Input And Gate
74AC125 Quad Buffer With 3-STATE Outputs
74AC138 1-of-8 Decoder/demultiplexer
74AC139 Dual 1-of-4 Decoder/demultiplexer
74AC14 Hex Inverter Schmitt Trigger Input
74AC1474ACT14 Hex Inverter With Schmitt Trigger Input
74AC14MTC Hex Inverter Schmitt Trigger Input
74AC151 8-Input Multiplexer
74AC153 Dual 4-Input Multiplexer
74AC157 Quad 2-Input Multiplexer
74AC161 Synchronous Presettable Binary Counter
74AC16244 16-Bit Buffer/line Driver With 3-STATE Outputs
74AC163 Synchronous Presettable Binary Counter
74AC169 4-Stage Synchronous Bidirectional Counter
74AC174 Hex D Flip-flop With Master Reset

74AC86 : CMOS/BiCMOS->AC/ACT Family Quad 2-input Exclusive-OR GATE

74LVTH646 : CMOS/BiCMOS->LVT/ALVT/LCX/LPT Family->Low Voltage Low Voltage Octal Transceiver/register With 3-STATE Outputs

FOD817BS : 4-Pin Dip Phototransistor Output Optocoupler

FQP9N25C : 250V N-channel Advance Q-FET C-series

KST10 : NPN Epitaxial Silicon Transistor

MSD314C : Bright Red 0.30 Inch (7.6 Mm) Two Digit Stick Display

NC7WZ126L8X : Tinylogic Uhs Dual Buffer With 3-state Outputs

H11A617AW : 4-pin Phototransistor Optocouplers

NM24C02EMT8 : 2k-bit Standard 2-wire Bus

FSBS15CH60F : Smart Power Module

0-C     D-L     M-R     S-Z