|Category||Logic => Counters => CMOS/BiCMOS->AC/ACT Family|
|Description||Synchronous Presettable Binary Counter|
|Datasheet||Download 74AC161 datasheet
|Cross ref.||Similar parts: 74AC161B, 74AC161M, 74AC161MTR, 74AC161TTR, CD54AC161F, CD54AC161F/3A, CD54AC161FX, CD74AC161E, CD74AC161EX, CD74AC161M|
The AC/ACT161 are high-speed synchronous modulo-16 binary counters. They are synchronously presettable for application in programmable dividers and have two types of Count Enable inputs plus a Terminal Count output for versatility in forming synchronous multistage counters. The AC/ACT161 has an asynchronous Master Reset input that overrides all other inputs and forces the outputs LOW.Features
s ICC reduced 50% s Synchronous counting and loading s High-speed synchronous expansion s Typical count rate of 125 MHz s Outputs source/sink s ACT161 has TTL-compatible inputs
Order Number 74ACT161MTC 74ACT161PC Package Number MTC16 N16E Package Description 16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow Body 16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide 16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide 16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide 16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow Body 16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide 16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide 16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide
Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.
Pin Names CEP CET Q0Q3 TC Description Count Enable Parallel Input Count Enable Trickle Input Clock Pulse Input Asynchronous Master Reset Input Parallel Data Inputs Parallel Enable Inputs Flip-Flop Outputs Terminal Count Output
The AC/ACT161 count in modulo-16 binary sequence. From state 15 (HHHH) they increment to state 0 (LLLL). The clock inputs of all flip-flops are driven in parallel through a clock buffer. Thus all changes of the Q outputs (except due to Master Reset of the AC/ACT161) occur as a result of, and synchronous with, the LOW-to-HIGH transition of the CP input signal. The circuits have four fundamental modes of operation, in order of precedence: asynchronous reset, parallel load, count-up and hold. Five control inputs--Master Reset, Parallel Enable (PE Count Enable Parallel (CEP) and Count Enable Trickle (CET)-- determine the mode of operation, as shown in the Mode Select Table. A LOW signal on MR overrides all other inputs and asynchronously forces all outputs LOW. A LOW signal on PE overrides counting and allows information on the Parallel Data (Pn) inputs to be loaded into the flip-flops on the next rising edge of CP. With PE and MR HIGH, CEP and CET permit counting when both are HIGH. Conversely, a LOW signal on either CEP or CET inhibits counting. The AC/ACT161 use D-type edge-triggered flip-flops and changing the PE, CEP, and CET inputs when the is in either state does not cause errors, provided that the recommended setup and hold times, with respect to the rising edge of CP, are observed. The Terminal Count (TC) output is HIGH when CET is HIGH and counter is in state 15. To implement synchronous multistage counters, the TC outputs can be used with the CEP and CET inputs in two different ways. Figure 1 shows the connections for simple ripple carry, in which the clock period must be longer than the to TC delay of the first stage, plus the cumulative CET to TC delays of the intermediate stages, plus the CET to CP setup time of the last stage. This total delay plus setup time sets the upper limit on clock frequency. For faster clock rates, the carry lookahead connections shown in Figure 2 are recommended. In this scheme the ripple delay through the intermediate stages commences with the same clock that causes the first stage to tick over from max to min in the Up mode, or min to max in the Down mode, to start its final cycle. Since this final cycle requires 16 clocks to complete, there is plenty of time for the ripple to progress through the intermediate stages. The critical timing that lim-
its the clock period is the to TC delay of the first stage plus the CEP to CP setup time of the last stage. The TC output is subject to decoding spikes due to internal race conditions and is therefore not recommended for use as a clock or asynchronous reset for flip-flops, registers or counters. Logic Equations: Count Enable = CEP CET Q2 Q3 CET
PE CET CEP Action on the Rising Clock Edge ( Reset (Clear) Load (PnQn) Count (Increment) No Change (Hold) No Change (Hold) )H = HIGH Voltage Level L = LOW Voltage Level X = Immaterial
FIGURE 1. Multistage Counter with Ripple Carry
FIGURE 2. Multistage Counter with Lookahead Carry
Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.
|Related products with the same datasheet|
|Some Part number from the same manufacture Fairchild Semiconductor|
|74AC161CW Synchronous Presettable Binary Counter|
|74AC16244 16-Bit Buffer/line Driver With 3-STATE Outputs|
|74AC163 Synchronous Presettable Binary Counter|
|74AC169 4-Stage Synchronous Bidirectional Counter|
|74AC174 Hex D Flip-flop With Master Reset|
|74AC175 Quad D-type Flip-flop|
|74AC191 Up/down Counter With Preset And Ripple Clock|
|74AC20 Dual 4-Input NAND Gate|
|74AC240 Octal Buffer/line Driver With 3-STATE Outputs|
|74AC245 Octal Bidirectional Transceiver With 3-STATE Inputs/ Outputs|
|74AC251 8-Input Multiplexer With 3-STATE Output|
|74AC253 Dual 4-Input Multiplexer With 3-STATE Outputs|
|74AC257 Quad 2-Input Multiplexer With 3-STATE Outputs|
|74AC273 Octal D-type Flip-flop|
74HC4353 : Analog Switches. 74HC/HCT4353; Triple 2-channel Analog Multiplexer/demultiplexer With Latch;; Package: SOT146-1 (DIP20), SOT163 (SO20).
CD4724B : . Data sheet acquired from Harris Semiconductor SCHS092B Revised July 2002 The CD4724B types are supplied in 16-lead hermetic dual-in-line ceramic packages (D and F suffixes), 16-lead dual-in-line plastic packages (E suffix), 16-lead small-outline package (NSR suffix), 16-lead thin shrink small-outline package (PWR suffix), and in chip form (H suffix).
CD74HCT4053PW : High Speed CMOS Logic Analog Multiplexers/demultiplexers. Data sheet acquired from Harris Semiconductor SCHS122A High Speed CMOS Logic Analog Multiplexers/Demultiplexers These devices are digitally controlled analog switches which utilize silicon gate CMOS technology to achieve operating speeds similar to LSTTL with the low power consumption of standard CMOS integrated circuits. These analog multiplexers/demultiplexers.
DM5486 : Bipolar->TTL Family. Quad 2-input Exclusive-OR GATE. This device contains four independent gates each of which performs the logic exclusive-OR function. Order Number DM7486N Package Number N14A Package 14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Supply Voltage Input Voltage Operating Free Air Temperature Range Storage Temperature Range to +70°C Note 1: The "Absolute Maximum.
HD74ALVCH16836 : 20-bit Universal Bus Driver With 3-state Outputs. This 20-bit universal bus driver is designed for 3.6 V VCC operation. Data flow from Y is controlled by the output enable (O E) input. The device operates in the transparent mode when the latch enable (LE) input is low. The A data is latched if the clock (CLK) input is held at a high or low logic level. LE is high, the A data is stored in the latch.
M95640-BN1T : 64/32/16/8 Kbit Serial Spi Bus EePROM With High Speed Clock. 64/32/16/8 Kbit Serial SPI Bus EEPROM With High Speed Clock SPI Bus Compatible Serial Interface Supports Positive Clock SPI Modes 5 MHz Clock Rate (maximum) Single Supply Voltage: to 5.5V for to 5.5V for to 5.5V for to 3.6V for M95xxx-R Status Register Hardware and Software Protection of the Status Register BYTE and PAGE WRITE (up to 32 Bytes) Self-Timed.
MC74VHC540 : CMOS/BiCMOS->VHC/VHCT/74V1 Family->Low Voltage. Octal Bus Buffer.
MM74C901 : Bipolar->TTL Family. Hex Inverting TTL Buffer. The MM74C901 and MM74C902 hex buffers employ complementary MOS to achieve wide supply operating range, low power consumption, and high noise immunity. These buffers provide direct interface from PMOS into CMOS or TTL and direct interface from CMOS to TTL or CMOS operating at a reduced VCC supply. s Wide supply voltage range: s Guaranteed noise margin:.
MR82C88 : CMOS Bus Controller. The Intersil is a high performance CMOS Bus Controller manufactured using a self-aligned silicon gate CMOS process (Scaled SAJI IV). The 82C88 provides the control and command timing signals for 80C86, 80C88, and 80188 based systems. The high output drive capability of the 82C88 eliminates the need for additional bus drivers. Static CMOS circuit design.
NC7SZD384 : Bus Oriented Circuits. Tinylogic Uhs 1-Bit Low Power Bus Switch With Level Shifting.
NLAS4684FCT1 : Analog Switches. SPDT Analog Switch, Package: N/A, Pins=0. NLAS4684 Ultra-Low Resistance Dual SPDT Analog Switch The is an advanced CMOS analog switch fabricated in Sub-micron silicon gate CMOS technology. The device is a dual Independent Single Pole Double Throw (SPDT) switch featuring Ultra-Low RON 0.5 W, for the Normally Closed (NC) switch, and 0.8 W for the normally closed switch (NO) 2.7 V. The part also.
SCAN182373A : Bipolar->TTL Family. Transparent Latch With 25 Ohm Series Resistor Output.
SN5414 : . Operation From Very Slow Edges Improved Line-Receiving Characteristics High Noise Immunity Each circuit functions as an inverter, but because of the Schmitt action, it has different input threshold levels for positive-going (VT+) and negative-going (VT) signals. These circuits are temperature compensated and can be triggered from the slowest of input.
TC74VHC00F : CMOS/BiCMOS->VHC/VHCT/74V1 Family->Low Voltage. Quad 2-input NAND Gate.
SN74LS21NP3 : LS SERIES, DUAL 4-INPUT AND GATE, PDIP14. s: Gate Type: AND ; Supply Voltage: 5V ; Logic Family: TTL ; Inputs: 4 ; Propagation Delay: 20 ns ; Operating Temperature: 0 to 70 C (32 to 158 F) ; Pin Count: 14.