|Description||4-Stage Synchronous Bidirectional Counter|
|Datasheet||Download 74AC169MTC datasheet
The AC169 is fully synchronous 4-stage up/down counter. The a modulo-16 binary counter. It features a preset capability for programmable operation, carry lookahead for easy cascading and a U/D input to control the direction of counting. All state changes, whether in counting or parallel loading, are initiated by the LOW-to-HIGH transition of the Clock.Features
s ICC reduced 50% s Synchronous counting and loading s Built-In lookahead carry capability s Presettable for programmable operation s Outputs source/sink 24 mA
Order Number 74AC169MTC 74AC169PC Package Number MTC16 N16E Package Description 16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow Body 16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide 16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide 16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide
Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.
Pin Names CEP CET P0P3 PE U/D Q0Q3 TC Description Count Enable Parallel Input Count Enable Trickle Input Clock Pulse Input Parallel Data Inputs Parallel Enable Input Up-Down Count Control Input Flip-Flop Outputs Terminal Count Output
The AC169 uses edge-triggered J-K-type flip-flops and have no constraints on changing the control or data input signals in either state of the Clock. The only requirement is that the various inputs attain the desired state at least a setup time before the rising edge of the clock and remain valid for the recommended hold time thereafter. The parallel load operation takes precedence over the other operations, as indicated in the Mode Select Table. When PE is LOW, the data on the P0P3 inputs enters the flip-flops on the next rising edge of the Clock. In order for counting to occur, both CEP and CET must be LOW and PE must be HIGH; the U/D input then determines the direction of counting. The Terminal Count (TC) output is normally HIGH and goes LOW, provided that CET is LOW, when a counter reaches zero in the Count Down mode or reaches 15 in the Count Up mode. The TC output state is not a function of the Count Enable Parallel (CEP) input level. If an illegal state occurs, the AC169 will return to the legitimate sequence within two counts. Since the TC signal is derived by decoding the flip-flop states, there exists the possibility of decoding spikes on TC. For this reason the use as a clock signal is not recommended (see logic equations below). 1. Count Enable = CEPCET PE 2. Up: 2Q3(Up)CET 3. Down: Q0 Q1Q2Q3(Down)CET
Action on Rising PE CEP CET U/D Clock Edge Load (Pn to Qn) Count Up (Increment) Count Down (Decrement) No Change (Hold) No Change (Hold)H = HIGH Voltage Level L = LOW Voltage Level X = Immaterial
Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.
Supply Voltage (VCC) DC Input Diode Current (IIK) VI = VCC 0.5V DC Input Voltage (VI) DC Output Diode Current (IOK) VO = VCC 0.5V DC Output Voltage (VO) DC Output Source or Sink Current (IO) DC VCC or Ground Current per Output Pin (ICC or IGND) Storage Temperature (TSTG) Junction Temperature (TJ) PDIP -0.5V to VCC -0.5V to VCC to +7.0V
Supply Voltage (VCC) Input Voltage (VI) Output Voltage (VO) Operating Temperature (TA) Minimum Input Edge Rate (V/t) VIN from 70% of VCC 5.5V 125 mV/ns 0V to VCC 0V to VCC to +85°C
Note 1: Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation of FACT circuits outside databook specifications.
Symbol VIH Parameter Minimum HIGH Level Input Voltage VIL Maximum LOW Level Input Voltage VOH Minimum HIGH Level Output Voltage VCC (V) VOL Maximum LOW Level Output Voltage IIN (Note 4) IOLD IOHD ICC (Note 4) Maximum Input Leakage Current Minimum Dynamic Output Current (Note 3) Maximum Quiescent Supply Current = +25°C Typ to +85°C Guaranteed Limits VIN = VIL or VIH VIN = VIL or VIH µA V IOL 12 mA IOL 24 mA IOL 24 mA (Note VI = VCC, GND VOLD = 1.65V Max VOHD = 3.85V Min VIN = VCC or GND V IOUT µA V IOH -12 mA IOH -24 mA IOH -24 mA (Note 2) V IOUT µA V VOUT 0.1V or VCC 0.1V V VOUT 0.1V or VCC - 0.1V Units Conditions
Note 2: All outputs loaded; thresholds on input associated with output under test. Note 3: Maximum test duration 2.0 ms, one output loaded at a time. Note 4: IIN and ICC @ 3.0V are guaranteed to be less than or equal to the respective limit @ 5.5V VCC.
|Related products with the same datasheet|
|Some Part number from the same manufacture Fairchild Semiconductor|
|74AC169MTCX 4-Stage Synchronous Bidirectional Counter|
|74AC174 Hex D Flip-flop With Master Reset|
|74AC175 Quad D-type Flip-flop|
|74AC191 Up/down Counter With Preset And Ripple Clock|
|74AC20 Dual 4-Input NAND Gate|
|74AC240 Octal Buffer/line Driver With 3-STATE Outputs|
|74AC245 Octal Bidirectional Transceiver With 3-STATE Inputs/ Outputs|
|74AC251 8-Input Multiplexer With 3-STATE Output|
|74AC253 Dual 4-Input Multiplexer With 3-STATE Outputs|
|74AC257 Quad 2-Input Multiplexer With 3-STATE Outputs|
|74AC273 Octal D-type Flip-flop|
|74AC280 9-Bit Parity Generator/checker|
|74AC299 8-Input Universal Shift/storage Register With Common I/o Pins|
|74AC32 Quad 2-Input OR GATE|
|74AC373 Octal Transparent Latch With 3-STATE Outputs|