|Description||Quad D-type Flip-flop|
|Datasheet||Download 74AC175MTC datasheet
|Cross ref.||Similar parts: TC74VHC175FT, CD54AC112, CD74AC112, CD74HC112, SN54ALS174, SN54HC259, SN54LS174, SN74AHCT174, SN74ALS174, SN74HC109|
The is a high-speed quad D-type flip-flop. The device is useful for general flip-flop requirements where clock and clear inputs are common. The information on the D-type inputs is stored during the LOW-to-HIGH clock transition. Both true and complemented outputs of each flipflop are provided. A Master Reset input resets all flip-flops, independent of the Clock or D-type inputs, when LOW.Features
s ICC reduced 50% s Edge-triggered D-type inputs s Buffered positive edge-triggered clock s Asynchronous common reset s True and complement output s Outputs source/sink s ACT175 has TTL-compatible inputs
Order Number 74ACT175MTC 74ACT175PC Package Number MTC16 N16E Package Description 16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow Body 16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide 16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide 16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide 16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow Body 16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide 16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide 16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide
Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.
Pin Names MR Q0Q3 Description Data Inputs Clock Pulse Input Master Reset Input True Outputs Complement Outputs
The AC/ACT175 consists of four edge-triggered D-type flipflops with individual D inputs and Q and Q outputs. The Clock and Master Reset are common. The four flip-flops will store the state of their individual D inputs on the LOWto-HIGH clock (CP) transition, causing individual Q and Q outputs to follow. A LOW input on the Master Reset (MR) will force all Q outputs LOW and Q outputs HIGH independent of Clock or Data inputs. The AC/ACT175 is useful for general logic applications where a common Master Reset and Clock are acceptable.
H = HIGH Voltage Level L = LOW Voltage Level tn = Bit Time before Clock Pulse tn+1 = Bit Time after Clock Pulse
Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.
Supply Voltage (VCC) DC Input Diode Current (IIK) VI = VCC 0.5V DC Input Voltage (VI) DC Output Diode Current (IOK) VO = VCC 0.5V DC Output Voltage (VO) DC Output Source or Sink Current (IO) DC VCC or Ground Current per Output Pin (ICC or IGND) Storage Temperature (TSTG) Junction Temperature (TJ) PDIP -0.5V to VCC -0.5V to VCC to +7.0V
Supply Voltage (VCC) AC ACT Input Voltage (VI) Output Voltage (VO) Operating Temperature (TA) Minimum Input Edge Rate (V/t) AC Devices VIN from 70% of VCC 4.5V, 5.5V Minimum Input Edge Rate (V/t) ACT Devices VIN from to 2.0V VCC 5.5V 125 mV/ns
Note 1: Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation of FACT circuits outside databook specifications
Symbol VIH Parameter Minimum HIGH Level Input Voltage VIL Maximum LOW Level Input Voltage VOH Minimum HIGH Level Output Voltage VCC (V) VOL Maximum LOW Level Output Voltage IIN (Note 4) IOLD IOHD ICC (Note 4) Maximum Input Leakage Current Minimum Dynamic Output Current (Note 3) Maximum Quiescent Supply Current = +25°C Typ to +85°C Guaranteed Limits VIN = VIL or VIH VIN = VIL or VIH µA V IOL 12 mA IOL 24 mA IOL 24 mA (Note VI = VCC, GND VOLD = 1.65V Max VOHD = 3.85V Min VIN = VCC or GND V IOUT µA V IOH -12 mA IOH -24 mA IOH -24 mA (Note 2) V IOUT µA V VOUT 0.1V or VCC 0.1V V Units Conditions VOUT 0.1V or VCC - 0.1V
Note 2: All outputs loaded; thresholds on input associated with output under test. Note 3: Maximum test duration 2.0 ms, one output loaded at a time. Note 4: IIN and ICC @ 3.0V are guaranteed to be less than or equal to the respective limit @ 5.5V VCC.
|Related products with the same datasheet|
|Some Part number from the same manufacture Fairchild Semiconductor|
|74AC175MTCX Quad D-type Flip-flop|
|74AC191 Up/down Counter With Preset And Ripple Clock|
|74AC20 Dual 4-Input NAND Gate|
|74AC240 Octal Buffer/line Driver With 3-STATE Outputs|
|74AC245 Octal Bidirectional Transceiver With 3-STATE Inputs/ Outputs|
|74AC251 8-Input Multiplexer With 3-STATE Output|
|74AC253 Dual 4-Input Multiplexer With 3-STATE Outputs|
|74AC257 Quad 2-Input Multiplexer With 3-STATE Outputs|
|74AC273 Octal D-type Flip-flop|
|74AC280 9-Bit Parity Generator/checker|
|74AC299 8-Input Universal Shift/storage Register With Common I/o Pins|
|74AC32 Quad 2-Input OR GATE|
|74AC373 Octal Transparent Latch With 3-STATE Outputs|
|74AC374 Octal D Flip-flop With 3-STATE Outputs|
|74AC377 Octal D-type Flip-flop With Clock Enable|