|Category||Logic => Counters => CMOS/BiCMOS->AC/ACT Family|
|Description||Up/down Counter With Preset And Ripple Clock|
|Datasheet||Download 74AC191 datasheet
|Cross ref.||Similar parts: CD54AC191F, CD54AC191F/3A, CD54AC191F3A, CD54AC191FX, CD74AC191E, CD74AC191EX, CD74AC191M, CD74AC191M96, CD74AC191MX|
|74AC191 Up/Down Counter with Preset and Ripple Clock
The is a reversible modulo 16 binary counter. It features synchronous counting and asynchronous presetting. The preset feature allows the to be used in programmable dividers. The Count Enable input, the Terminal Count output and the Ripple Clock output make possible a variety of methods of implementing multistage counters. In the counting modes, state changes are initiated by the rising edge of the clock.Features
s ICC reduced 50% s High speed--133 MHz typical count frequency s Synchronous counting s Asynchronous parallel load s Cascadable s Outputs source/sink 24 mA
Order Number 74AC191MTC 74AC191PC Package Number MTC16 N16E Package Description 16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow Body 16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide 16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide 16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide
Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.
Pin Names RC TC Description Count Enable Input Clock Pulse Input Parallel Data Inputs Asynchronous Parallel Load Input Up/Down Count Control Input Flip-Flop Outputs Ripple Clock Output Terminal Count OutputH = HIGH Voltage Level L = LOW Voltage Level X = Immaterial = LOW-to-HIGH Transition = Clock Pulse
The is a synchronous up/down counter. The AC191 is organized a 4-bit binary counter. It contains four edgetriggered flip-flops with internal gating and steering logic to provide individual preset, count-up and count-down operations. Each circuit has an asynchronous parallel load capability permitting the counter to be preset to any desired number. When the Parallel Load (PL) input is LOW, information present on the Parallel Load inputs (P0P3) is loaded into the counter and appears on the Q outputs. This operation overrides the counting functions, as indicated in the Mode Select Table. A HIGH signal on the CE input inhibits counting. When CE is LOW, internal state changes are initiated synchronously by the LOW-to-HIGH transition of the clock input. The direction of counting is determined by the U/D input signal, as indicated in the Mode Select Table. CE and U/D can be changed with the clock in either state, provided only that the recommended setup and hold times are observed. Two types of outputs are provided as overflow/underflow indicators. The terminal count (TC) output is normally LOW. It goes HIGH when the circuits reach zero in the count down mode 15 in the count up mode. The TC output will then remain HIGH until a state change occurs, whether by counting or presetting or until U/D is changed. The TC output should not be used as a clock signal because it is subject to decoding spikes. The TC signal is also used internally to enable the Ripple Clock (RC) output. The RC output is normally HIGH. When CE is LOW and TC is HIGH, RC output will go LOW when the clock next goes LOW and will stay LOW until the clock goes HIGH again. This feature simplifies the design of multistage counters, as indicated in Figure 1 and Figure 2. In Figure 1, each RC output is used as the clock input for the next higher stage. This configuration is particularly advantageous when the clock source has a limited drive capability, since it drives only the first stage. To prevent counting in all stages it is only necessary to inhibit the first stage, since a HIGH signal on CE inhibits the RC output pulse, as indicated in the RC Truth Table. A disadvantage of this configuration, in some applications, is the timing skew between state changes in the first and last stages. This represents the cumulative delay of the clock as it ripples through the preceding stages. A method of causing state changes to occur simultaneously in all stages is shown in Figure 2. All clock inputs are driven in parallel and the RC outputs propagate the carry/borrow signals in ripple fashion. In this configuration the LOW state duration of the clock must be long enough to allow the negative-going edge of the carry/borrow signal to www.fairchildsemi.com 2 ripple through to the last stage before the clock goes HIGH. There is no such restriction on the HIGH state duration of the clock, since the RC output of any device goes HIGH shortly after its CP input goes HIGH. The configuration shown in Figure 3 avoids ripple delays and their associated restrictions. The CE input for a given stage is formed by combining the TC signals from all the preceding stages. Note that in order to inhibit counting an enable signal must be included in each carry gate. The simple inhibit scheme of Figure 1 and Figure 2 doesn't apply, because the TC output of a given stage is not affected by its own CE.CP Count Up Count Down Preset (Asyn.) No Change (Hold)
FIGURE 1. N-Stage Counter Using Ripple Clock
FIGURE 2. Synchronous N-Stage Counter Using Ripple Carry/Borrow
FIGURE 3. Synchronous N-Stage Counter with Parallel Gated Carry/Borrow
Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.
|Related products with the same datasheet|
|Some Part number from the same manufacture Fairchild Semiconductor|
|74AC191CW Up/down Counter With Preset And Ripple Clock|
|74AC20 Dual 4-Input NAND Gate|
|74AC240 Octal Buffer/line Driver With 3-STATE Outputs|
|74AC245 Octal Bidirectional Transceiver With 3-STATE Inputs/ Outputs|
|74AC251 8-Input Multiplexer With 3-STATE Output|
|74AC253 Dual 4-Input Multiplexer With 3-STATE Outputs|
|74AC257 Quad 2-Input Multiplexer With 3-STATE Outputs|
|74AC273 Octal D-type Flip-flop|
|74AC280 9-Bit Parity Generator/checker|
|74AC299 8-Input Universal Shift/storage Register With Common I/o Pins|
|74AC32 Quad 2-Input OR GATE|
|74AC373 Octal Transparent Latch With 3-STATE Outputs|
|74AC374 Octal D Flip-flop With 3-STATE Outputs|
|74AC377 Octal D-type Flip-flop With Clock Enable|
|74AC399 Quad 2-Port Register|
|74AC520 8-Bit Identity Comparator|
54ACTQ04 : Military/Aerospace->FACT ACTQ. 54ACTQ04 - Quiet Series Hex Inverter, Package: Lcc, Pin Nb=20.
74HC132 : 74HC/HCT132; Quad 2-input NAND Schmitt Trigger;; Package: SOT108-1 (SO14), SOT27-1 (DIP14), SOT337-1 (SSOP14), SOT402-1 (TSSOP14).
74LVT16500A : 74LVT16500A; 3.3V 18-bit Universal Bus Transceiver (3-State);; Package: SOT364-1 (TSSOP56), SOT371-1 (SSOP56).
AVGDV74HC138AD : 1 of 8 Decoder/Demultiplexer, Plastic Sop, Surface Mount.
CD54HC670F3A : ti CD54HC670, High Speed CMOS Logic 4-by-4 Register File. Data sheet acquired from Harris Semiconductor SCHS195C The 'HC670 and CD74HCT670 are 16-bit register files organized as 4 words x 4 bits each. Read and write address and enable inputs allow simultaneous writing into one location while reading another. Four data inputs are provided to store the 4-bit word. The write address inputs (WA0 and WA1) determine.
CD74ACT32E : ti CD74ACT32, Quad 2-Input OR GATEs. Inputs Are TTL-Voltage Compatible Buffered Inputs Speed of Bipolar F, AS, and S, With Significantly Reduced Power Consumption Balanced Propagation Delays ±24-mA Output Drive Current Fanout 15 F Devices SCR-Latchup-Resistant CMOS Process and Circuit Design Exceeds 2-kV ESD Protection Per MIL-STD-883, Method 3015 The 'ACT32 devices are quadruple 2-input.
DG202AK : Quad Spst, CMOS Analog Switches. The DG201A and DG202 quad SPST analog switches are designed using Intersil's 44V CMOS process. These bidirectional switches are latch-proof and feature breakbefore-make switching. Designed to block signals 30VP-P in the OFF state, the DG201A and DG202 offer the advantages of low ON resistance (175), wide input signal range (±15V) and provide both TTL and CMOS.
DM74AS257 : Multiplexers->Bipolar->AS Family. 3-STATE Quad 1 of 2 Line Data Selectors/multiplexers.
M74HC386 : HC/HCT->High Speed CMOS. Quad Exclusive OR GATE. HIGH SPEED: tPD = 10ns (TYP.) at VCC = 6V LOW POWER DISSIPATION: ICC at TA=25°C HIGH NOISE IMMUNITY: VNIH = V NIL 28 % VCC (MIN.) SYMMETRICAL OUTPUT IMPEDANCE: |IOH| = IOL = 4mA (MIN) BALANCED PROPAGATION DELAYS: tPLH tPHL WIDE OPERATING VOLTAGE RANGE: VCC (OPR) to 6V PIN AND FUNCTION COMPATIBLE WITH 74 SERIES 386 The is an high speed CMOS QUAD EXCLUSIVE.
SN74ACT72211L15RJ : Synchronous FIFOs. ti SN74ACT72211L, 512 X 9 Synchronous Fifo Memory. Read and Write Clocks Can Be Asynchronous or Coincident Organization: SN74ACT72231L SN74ACT72241L Write and Read Cycle Times 15 ns Bit-Width Expandable Empty and Full Flags Programmable Almost-Empty and Almost-Full Flags With Default Offsets of Empty+7 and Full 7, Respectively TTL-Compatible Inputs Fully Compatible With the IDT72211 Available in 32-Pin.
SN74LV27AD : ti SN74LV27A, Triple 3-Input Positive-nOR GATE. These triple 3-input positive-NOR gates are designed for to 5.5-V VCC operation. The 'LV27A devices perform the Boolean function C in positive logic. These devices are fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered.
TC74LCX245FT : TC74LCX Series. Function = Octal Bus Transceiver (3-state) ;; Pins = 20 ;; Additional Information = More Info.
SN74ALVC00IPWREP : ALVC/VCX/A SERIES, QUAD 2-INPUT NAND GATE, PDSO14. s: Gate Type: NAND ; Supply Voltage: 1.8V ; Logic Family: CMOS ; Inputs: 2 ; Propagation Delay: 4.4 ns ; Operating Temperature: -40 to 85 C (-40 to 185 F) ; Pin Count: 14 ; IC Package Type: TSSOP, Other, TSSOP-14.
74F10SJC : F/FAST SERIES, TRIPLE 3-INPUT NAND GATE, PDSO14. s: Gate Type: NAND ; Supply Voltage: 5V ; Logic Family: TTL ; Inputs: 3 ; Propagation Delay: 5.3 ns ; Operating Temperature: 0 to 70 C (32 to 158 F) ; Pin Count: 14 ; IC Package Type: SOP, Other, 0.300 INCH, EIAJ, PLASTIC, SOP-14.
935031380623 : F/FAST SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO14. s: Flip-Flop Type: D ; Triggering: Positive-edge Triggered ; Supply Voltage: 5V ; Output Characteristics: Complementary Output ; Propagation Delay: 9.2 ns ; fMAX: 90 MHz ; Operating Temperature: -40 to 85 C (-40 to 185 F) ; Package Type: 3.90 MM, PLASTIC, MS-012AB,.