|
|
Part: 74F378SJX
Category:
Description: Parallel D-type Register With Enable
Company: Fairchild Semiconductor
Datasheet: Download 74F378SJX datasheet File size : 222 kB
Request For quote: Find where to buy 74F378SJX
Datasheet text preview:
74F378 Parallel D-Type Register with Enable
April 1988 Revised October 2000
74F378 Parallel D-Type Register with Enable
General Description
The 74F378 is a 6-bit register with a buffered common Enable. This device is similar to the 74F174, but with common Enable rather than common Master Reset.
Features
s 6-bit high-speed parallel register s Positive edge-triggered D-type inputs s Fully buffered common clock and enable inputs s Input clamp diodes limit high-speed termination effects s Full TTL and CMOS compatible
Ordering Code:
Order Number 74F378SC 74F378SJ 74F378PC Package Number M16A M16D N16E Package Description 16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow 16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide 16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.
Logic Symbols
Connection Diagram
IEEE/IEC
© 2000 Fairchild Semiconductor Corporation
DS009526
www.fairchildsemi.com
74F378
Unit Loading/Fan Out
U.L. Pin Names E D0D5 CP Q0Q5 Description HIGH/LOW Enable Input (Active LOW) Data Inputs Clock Pulse Input (Active Rising Edge) Outputs 1.0/1.0 1.0/1.0 1.0/1.0 50/33.3 Input IIH/IIL Output IOH/IOL 20 µA/-0.6 mA 20 µA/-0.6 mA 20 µA/-0.6 mA
-1 mA/20 mA
Functional Description
The 74F378 consists of six edge-triggered D-type flip-flops with individual D inputs and Q inputs. The Clock (CP) and Enable (E) inputs are common to all flip-flops. When the E input is LOW, new data is entered into the register on the LOW-to-HIGH transition of the CP input. When the E input is HIGH the register will retain the present data independent of the CP input.
Truth Table
Inputs E H L L CP Output Dn X H L Qn No Change H L
H = HIGH Voltage Level L = LOW Voltage Level X = Immaterial = LOW-to-HIGH Clock Transition
Logic Diagram
Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.
www.fairchildsemi.com
2
74F378
Absolute Maximum Ratings(Note 1)
Storage Temperature Ambient Temperature under Bias Junction Temperature under Bias VCC Pin Potential to Ground Pin Input Voltage (Note 2) Input Current (Note 2) Voltage Applied to Output in HIGH State (with VCC = 0V) Standard Output 3-STATE Output Current Applied to Output in LOW State (Max) twice the rated IOL (mA)
-65°C to +150°C -55°C to +125°C -55°C to +150°C -0.5V to +7.0V -0.5V to +7.0V -30 mA to +5.0 mA
Recommended Operating Conditions
Free Air Ambient Temperature Supply Voltage 0°C to +70°C
+4.5V to +5.5V
-0.5V to VCC -0.5V to +5.5V
Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied. Note 2: Either voltage limit or current limit is sufficient to protect inputs.
DC Electrical Characteristics
Symbol VIH VIL VCD VOH VOL IIH IBVI ICEX VID IOD IIL IOS ICCL Parameter Input HIGH Voltage Input LOW Voltage Input Clamp Diode Voltage Output HIGH Voltage Output LOW Voltage Input HIGH Current Input HIGH Current Breakdown Test Output HIGH Leakage Current Input Leakage Test Output Leakage Circuit Current Input LOW Current Output Short-Circuit Current Power Supply Current -60 30 4.75 3.75 -0.6 -150 45 10% VCC 5% VCC 10% VCC 2.5 2.7 0.5 5.0 7.0 50 M in 2.0 0.8 -1.2 Typ Max Units V V V V V µA µA µA V µA mA mA mA Min Min Min Max Max Max 0 .0 0 .0 Max Max Max V CC Conditions Recognized as a HIGH Signal Recognized as a LOW Signal IIN = -18 mA IOH = -1 mA IOH = -1 mA IOL = 20 mA VIN = 2.7V VIN = 7.0V VOUT = VCC IID = 1.9 µA All Other Pins Grounded VIOD = 150 mV All Other Pins Grounded VIN = 0.5V VOUT = 0V VO = LOW
3
www.fairchildsemi.com
74F378
AC Electrical Characteristics
TA = +25°C Symbol Parameter Min fMAX tPLH tPHL Maximum Input Frequency Propagation Delay CP to Qn 80 3.0 3.5 VCC = +5.0V CL = 50 pF Typ 100 5.5 6 .0 7.5 8.5 Max TA = -55°C to +125°C VCC = +5.0V CL = 50 pF M in 70 3.0 3 .5 10.0 10.5 Max TA = 0°C to +70°C VCC = +5.0V CL = 50 pF M in 80 3.0 3.5 8.5 9.5 Max MHz ns Units
AC Operating Requirements
TA = +25°C Symbol Parameter VCC = +5.0V Min tS(H) tS(L) tH(H) tH( L ) tS(H) tS(L) tH (H) tH( L ) tW(H) tW(L) Setup Time, HIGH or LOW Dn to CP Hold Time, HIGH or LOW Dn to CP Setup Time, HIGH or LOW E to CP Hold Time, HIGH or LOW E to CP CP Pulse Width HIGH or LOW 4.0 4.0 0 0 6.0 10.0 0 0 4 .0 6 .0 Max TA = -55°C to +125°C VCC = +5.0V M in 5.0 5 .0 2.0 2 .0 4.5 13.0 0 0 5 .0 7.5 M ax TA = 0°C to +70°C VCC = +5.0V Min 4.0 4.0 0 0 6.0 10.0 0 0 4.0 6.0 ns ns ns Max Units
www.fairchildsemi.com
4
74F378
Physical Dimensions inches (millimeters) unless otherwise noted
16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow Package Number M16A
5
www.fairchildsemi.com
Others parts begin by 74
74-1 74-2 74-3 74-4 74-5 74-6 74-7 74-8 74-9 74-10 74-11 74-12 74-13 74-14 74-15 74-16 74-17 74-18 74-19 74-20 74-21 74-22 74-23 74-24 74-25 74-26 74-27 74-28 74-29 74-30 74-31 74-32 74-33 74-34 74-35 74-36 74-37 74-38 74-39 74-40 74-41 74-42 74-43 74-44 74-45 74-46 74-47 74-48 74-49 74-50 74-51 74-52 74-53 74-54 74-55 74-56 74-57 74-58 74-59 74-60 74-61 74-62
|
|
|
