|Category||Logic => Arithmetic Functions => Bipolar->F Family|
|Description||4-Bit Arithmetic Logic Unit|
|Datasheet||Download 74F381 datasheet
The 74F381 performs three arithmetic and three logic operations on two 4-bit words, A and B. Two additional select input codes force the function outputs LOW or HIGH. Carry propagate and generate outputs are provided for use with the 74F182 carry lookahead generator for high-speed expansion to longer word lengths. For ripple expansion, refer to the 74F382 ALU data sheet.Features
s Low input loading minimizes drive requirements s Performs six arithmetic and logic functions s Selectable LOW (clear) and HIGH (preset) functions s Carry generate and propagate outputs for use with carry lookahead generator
Order Number 74F381SJ 74F381PC Package Number M20D N20A Package Description 20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide 20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide 20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.
Pin Names P F0F3 Description A Operand Inputs B Operand Inputs Function Select Inputs Carry Input Carry Generate Output (Active LOW) Carry Propagate Output (Active LOW) Function Outputs U.L. HIGH/LOW Input IIH/IIL Output IOH/IOL ľA/-2.4 mA
Signals applied to the Select inputs S0S2 determine the mode of operation, as indicated in the Function Select Table. An extensive listing of input and output levels is shown in the Truth Table. The circuit performs the arithmetic functions for either active HIGH or active LOW operands, with output levels in the same convention. In the Subtract operating modes, it is necessary to force a carry (HIGH for active HIGH operands, LOW for active LOW operands) into the Cn input of the least significant package. The Carry Generate (G) and Carry Propagate (P) outputs supply input signals to the 74F182 carry lookahead generator for expansion to longer word length, as shown in Figure 2. Note that an 74F382 ALU is used for the most significant package. Typical delays for Figure 2 are given in Figure 1.Operation Clear B Minus A Minus B A Plus A B A+B AB Preset
Inputs Function CLEAR L Cn Minus Plus AB A+B AB PRESET
H = HIGH Voltage Level L = LOW Voltage Level X = Immaterial
|Related products with the same datasheet|
|Some Part number from the same manufacture Fairchild Semiconductor|
|74F381CW 4-Bit Arithmetic Logic Unit|
|74F38PC Quad 2-Input NAND Buffer (Open Collector)|
|74F398 Quad 2-Port Register|
|74F401 CRC Generator/checker|
|74F402 Serial Data Polynomial Generator/checker|
|74F403A First-in First-out (FIFO) Buffer Memory|
|74F413 64 X 4 First-in First-out Buffer Memory With Parallel I/o|
|74F433 First-in First-out (FIFO) Buffer Memory|
|74F51 Dual 2-Wide 2-Input; 2-Wide 3-Input And-or-invert Gate|
|74F521 8-Bit Identity Comparator|
|74F524 8-Bit Registered Comparator|
|74F533 Octal Transparent Latch With 3-STATE Outputs|
|74F534 Octal D-type Flip-flop With 3-STATE Outputs|
|74F537 1-of-10 Decoder With 3-STATE Outputs|
|74F538 1-of-8 Decoder With 3-STATE Outputs|
|74F539 Dual 1-of-4 Decoder With 3-STATE Outputs|
|74F540 Octal Buffer/line Driver With 3-STATE Outputs (Inverting)|
|74F541 Octal Buffer/line Driver With 3-STATE Outputs|
|74F543 Octal Registered Transceiver|
54AC280F : 9-bit Parity Generator/checker. The is a high-speed parity generator/checker that accepts nine bits of input data and detects whether an even or an odd number of these inputs is HIGH. If an even number of inputs is HIGH, the Sum Even output is HIGH. If an odd number is HIGH, the Sum Even output is LOW. The Sum Odd output is the complement of the Sum Even output. n ICC reduced n 9-bit.
74ACT174 : CMOS/BiCMOS->AC/ACT Family->Advanced High Speed CM. Hex D-type Flip Flop With Clear.
ACTS08D : Radiation Hardened Quad 2-input And Gate. 14 LEAD CERAMIC DUAL-IN-LINE MIL-STD-1835 DESIGNATOR CDIP2-T14, LEAD FINISH C TOP VIEW 1.25 Micron Radiation Hardened SOS CMOS Total Dose 300K RAD (Si) Single Event Upset (SEU) Immunity x 10-10 Errors/Bit-Day (Typ) SEU LET Threshold >80 MEV-cm /mg Dose Rate Upset >10 Latch-Up Free Under Any Conditions Military Temperature Range: to +125oC Significant.
HCTS365MS : CMOS/BiCMOS->HC/HCT Family. Radiation Hardened Hex Buffer/line Driver Non-inverting.
HS9-82C08RH : Radiation Hardened 8-bit Bus Transceiver. Devices QML Qualified in Accordance With MIL-PRF-38535 Detailed Electrical and Screening Requirements are Contained in SMD# 5962-95714 and Intersil' QM Plan Radiation Hardened - Total Dose x 105 RAD (Si) - Latch-Up Immune EPI-CMOS x 1012 RAD (Si)/s Bidirectional Three-State Input/Outputs Low Propagation Delay Time Low Power Consumption Single Power.
MC74AC11D : Triple 3-Input And Gate, Package: Soic, Pins=14. Figure 1. Pinout: 14Lead Packages Conductors (Top View) MAXIMUM RATINGS* Rating DC Supply Voltage (Referenced to GND) DC Input Voltage (Referenced to GND) DC Output Voltage (Referenced to GND) DC Input Current, per Pin DC Output Sink/Source Current, per Pin DC VCC or GND Current per Output Pin Storage Temperature Symbol VCC Vin Vout Iin Iout ICC Tstg.
MC74LVX125D : Buffers. 3-State Noninverting Buffer , Package: Soic, Pins=14. The is an advanced high speed CMOS quad bus buffer. The inputs tolerate voltages to 7V, allowing the interface of 5V systems to 3V systems. The MC74LVX125 requires the 3state control input (OE) to be set High to place the output into the high impedance state. High Speed: tPD = 4.4ns (Typ) at VCC = 3.3V Low Power Dissipation: ICC = 4ľA (Max) = 25°C.
NC7SV125 : Tinylogic Ulp-a Buffer With 3-STATE Output (Preliminary). The is a single buffer with 3-STATE output from Fairchild's Ultra Low Power-A (ULP-A) Series of TinyLogic. ULP-A is ideal for applications that require extreme high speed, high drive and low power. This product is designed for wide low voltage operating range to 3.6V VCC) and applications that require more drive and speed than the TinyLogic ULP series,.
SN74ABT162501DGGR : Universal Bus Transceivers (UBTs). ti SN74ABT162501, 18-Bit Universal Bus Transceivers With 3-State Outputs.
SN74ABT853DBLE : Parity Transceivers. ti SN74ABT853, 8-Bit to 9-Bit Parity Bus Transceivers.
SN74LV14ATPWREP : ti SN74LV14A-EP, Military Enhanced Plastic Hex Schmitt-trigger Inverters.
TC74LVX174 : CMOS/BiCMOS->LV/LVQ/LVX Family->Low Voltage. Hex D-type Flip-flop With Clear.
XMT5370A-155-FP : 155 Mb/s Logic Interface Laser Transmitter For Oc3/stm1. 155 Mb/s Logic Interface Laser Transmitter for OC3/STM1 Preliminary Technical Data SONET/SDH Compliant S-1.1 OC3 SR, to +85°C Operation Compact 20 Pin Package ECL/PECL Logic Interface Multisourced Pinout Fully Interchangeable High and Low Power Versions The is a high performance uncooled optical laser transmitter for CCITT SDH and ANSI SONET applications.
SN74HC162DR : HC/UH SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT UP DECADE COUNTER, PDSO16. s: Counter Type: BCD/Decade Counter ; Counter Category: Synchronous ; Counter Direction: UP ; Supply Voltage: 5V, 6 ; Package Type: SOIC, PLASTIC, SOIC-16 ; Logic Family: CMOS, HC/UH ; Number of Pins: 16 ; Number of Stages (Bits): 4 bits ; Clock Frequency: 29 MHz ; Operating.