Part | 74F381SC |

Category | |

Title | Bipolar->F Family |

Description | 4-Bit Arithmetic Logic Unit |

Company | Fairchild Semiconductor |

Datasheet | Download 74F381SC datasheet |

Quote | Find where to buy 74F381SC |

Features, Applications |

The 74F381 performs three arithmetic and three logic operations on two 4-bit words, A and B. Two additional select input codes force the function outputs LOW or HIGH. Carry propagate and generate outputs are provided for use with the 74F182 carry lookahead generator for high-speed expansion to longer word lengths. For ripple expansion, refer to the 74F382 ALU data sheet. Featuress Low input loading minimizes drive requirements s Performs six arithmetic and logic functions s Selectable LOW (clear) and HIGH (preset) functions s Carry generate and propagate outputs for use with carry lookahead generator Order Number 74F381SJ 74F381PC Package Number M20D N20A Package Description 20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide 20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide 20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code. Pin Names P F0F3 Description A Operand Inputs B Operand Inputs Function Select Inputs Carry Input Carry Generate Output (Active LOW) Carry Propagate Output (Active LOW) Function Outputs U.L. HIGH/LOW Input IIH/IIL Output IOH/IOL µA/-2.4 mA Signals applied to the Select inputs S0S2 determine the mode of operation, as indicated in the Function Select Table. An extensive listing of input and output levels is shown in the Truth Table. The circuit performs the arithmetic functions for either active HIGH or active LOW operands, with output levels in the same convention. In the Subtract operating modes, it is necessary to force a carry (HIGH for active HIGH operands, LOW for active LOW operands) into the Cn input of the least significant package. The Carry Generate (G) and Carry Propagate (P) outputs supply input signals to the 74F182 carry lookahead generator for expansion to longer word length, as shown in Figure 2. Note that an 74F382 ALU is used for the most significant package. Typical delays for Figure 2 are given in Figure 1. Operation Clear B Minus A Minus B A Plus A B A+B AB PresetInputs Function CLEAR L Cn Minus Plus AB A+B AB PRESET H = HIGH Voltage Level L = LOW Voltage Level X = Immaterial |

Related products with the same datasheet |

74F381CW |

74F381PC |

74F381SJ |

74F381SJX |

Some Part number from the same manufacture Fairchild Semiconductor |

74F381SJ 4-Bit Arithmetic Logic Unit |

74F382 |

74F38PC Quad 2-Input NAND Buffer (Open Collector) |

74F398 Quad 2-Port Register |

74F399 |

74F401 CRC Generator/checker |

74F402 Serial Data Polynomial Generator/checker |

74F403A First-in First-out (FIFO) Buffer Memory |

74F413 64 X 4 First-in First-out Buffer Memory With Parallel I/o |

74F433 First-in First-out (FIFO) Buffer Memory |

74F51 Dual 2-Wide 2-Input; 2-Wide 3-Input And-or-invert Gate |

74F521 8-Bit Identity Comparator |

74F524 8-Bit Registered Comparator |

74F533 Octal Transparent Latch With 3-STATE Outputs |

74F534 Octal D-type Flip-flop With 3-STATE Outputs |

74F537 1-of-10 Decoder With 3-STATE Outputs |

74F538 1-of-8 Decoder With 3-STATE Outputs |

74F539 Dual 1-of-4 Decoder With 3-STATE Outputs |

74F540 Octal Buffer/line Driver With 3-STATE Outputs (Inverting) |

74F541 Octal Buffer/line Driver With 3-STATE Outputs |

74F543 Octal Registered Transceiver |