|Category||Logic => Decoder/Demultiplexers => Bipolar->F Family|
|Description||Dual 1-of-4 Decoder With 3-STATE Outputs|
|Datasheet||Download 74F539 datasheet
The 74F539 contains two independent decoders. Each accepts two Address (A0, A1) input signals and decodes them to select one of four mutually exclusive outputs. A polarity control input (P) determines whether the outputs are active HIGH L) or active LOW (P = H). An active LOW input Enable (E) is available for data demultiplexing; data is routed to the selected output in non-inverted form in the active LOW mode or in inverted form in the active HIGH mode. A HIGH signal on the active LOW Output Enable (OE) input forces the 3-STATE outputs to the high impedance state.
Order Number 74F539SC 74F539PC Package Number M20B N20A Package Description 20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide 20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.
Pin Names A0aA1a A0bA1b Ea, Eb OEa, OEb Pa, O0aO3a O0bO3b Description Side A Address Inputs Side B Address Inputs Enable Inputs (Active LOW) Output Enable Inputs (Active LOW) Polarity Control Inputs Side A 3-STATE Outputs Side B 3-STATE Outputs U.L. HIGH/LOW Input IIH/IIL Output IOH/IOL mA (20 mA) mA (20 mA)
(each half) Inputs Function OE High Impedance Disable Active HIGH Output = L) Active LOW Output = H)
Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.
Storage Temperature Ambient Temperature under Bias Junction Temperature under Bias VCC Pin Potential to Ground Pin Input Voltage (Note 2) Input Current (Note 2) Voltage Applied to Output in HIGH State (with VCC = 0V) Standard Output 3-STATE Output Current Applied to Output in LOW State (Max) twice the rated IOL (mA) -0.5V to VCC +5.0 mA
Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied. Note 2: Either voltage limit or current limit is sufficient to protect inputs.
Symbol VIH VIL VCD VOH Parameter Input HIGH Voltage Input LOW Voltage Input Clamp Diode Voltage Output HIGH Voltage 10% VCC 10% VCC 5% VCC 5% VCC VOL IIH IBVI ICEX VID IOD IIL IOZH IOZL IOS IZZ ICCH ICCL ICCZ Output LOW Voltage Input HIGH Current Input HIGH Current Breakdown Test Output HIGH Leakage Current Input Leakage Test Output Leakage Circuit Current Input LOW Current Output Leakage Current Output Leakage Current Output Short-Circuit Current Bus Drainage Test Power Supply Current Power Supply Current Power Supply Current VCC µA mA Min Max 0.0 Max 0.0V Max V Min 0.8 -1.2 Typ Max Units V Min VCC Conditions Recognized as a HIGH Signal Recognized as a LOW Signal IIN -18 mA IOH -1 mA IOH -3 mA IOH -1 mA IOH -3 mA IOL 24 mA VIN = 2.7V VIN = 7.0V VOUT = VCC IID 1.9 µA All Other Pins Grounded VIOD 150 mV All Other Pins Grounded VIN = 0.5V VOUT = 2.7V VOUT = 0.5V VOUT = 0V VOUT VO = HIGH VO = LOW VO = HIGH Z
|Related products with the same datasheet|
|Some Part number from the same manufacture Fairchild Semiconductor|
|74F539CW Dual 1-of-4 Decoder With 3-STATE Outputs|
|74F540 Octal Buffer/line Driver With 3-STATE Outputs (Inverting)|
|74F541 Octal Buffer/line Driver With 3-STATE Outputs|
|74F543 Octal Registered Transceiver|
|74F545 Octal Bidirectional Transceiver With 3-STATE Inputs/outputs|
|74F552 Octal Registered Transceiver With Parity And Flags|
|74F563 Octal D-type Latch With 3-STATE Outputs|
|74F564 Octal D-type Flip-flop With 3-STATE Outputs|
|74F569 4-Bit Bidirectional Decade Counter With 3-STATE Outputs|
|74F573 Octal D-type Latch With 3-STATE Outputs|
|74F574 Octal D-type Flip-flop With 3-STATE Outputs|
|74F579 8-Bit Bidirectional Binary Counter With 3-STATE Outputs|
|74F583 4-Bit BCD Adder|
|74F620 Inverting Octal Bus Transceiver With 3-STATE Outputs|
|74F64 4-2-3-2-Input And/or Invert Gate|
|74F640 Octal Bus Transceiver With 3-STATE Outputs|
|74F646 Octal Bus Transceiver And Register With 3-STATE Outputs|
74LVQ241 : LVQ->HCMOS->Low Voltage. Low Voltage Octal Bus Buffer With 3 State Outputs (NON INVERTED).
AZ100ELT21 : Bipolar->ECL 100 Family. Differential Pecl to CMOS/ttl Translator. PACKAGE AVAILABILITY 3.5ns Typical Propagation Delay Differential PECL Inputs CMOS/TTL Outputs Flow Through Pinouts Operating Range to 5.5V Direct Replacement for ON Semiconductor MC100ELT21 Use AZ100ELT21 for 10K Applications PACKAGE SOIC 8 SOIC 8 T&R SOIC 8 T&R TSSOP 8 TSSOP 8 T&R TSSOP 8 T&R PART NO. AZ100ELT21TR1 AZ100ELT21TR2 MARKING AZM100ELT21.
HD74HCT640 : Octal Bus Transceivers ( With 3-state Outputs ). Both the HD74HCT640 and the HD74HCT643 have one active low enable input (G and a direction control (DIR). When the DIR input is high, data flows from the A inputs to the B outputs. When DIR is low, data flows from to A. The HD74HCT640 transfers inverted data from one bus to the other. The HD74HCT643 transfers inverted data from the A bus to the B bus and non-inverted.
IDT74FCT157 : Multiplexers->CMOS/BiCMOS->FCT/FCT-T Family. Fast CMOS Quad 2-input Multiplexer.
KIC7SU04FU : = Inverter Gate (Unbuffer) ;; Package = Usv.
KIC7W125FK : = Dual 3 State Buffer ;; Package = US8.
MC74VHCT259AD : 8-Bit Addressable Latch/1-of-8 Decoder CMOS Logic Level Shifter , Package: Soic, Pins=16.
SN54BCT29863B : Bus Oriented Circuits. 9-bit Bus Transceivers With 3-state Outputs. BiCMOS Design Substantially Reduces ICCZ Functionally Equivalent to ALS29863 and AMD Am29863A Power-Up High-Impedance State ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015 Package Options Include Plastic Small-Outline Packages (DW), Ceramic Chip Carriers (FK) and Flatpacks (W), and Standard Plastic and Ceramic 300-mil DIPs (JT, NT) These.
SN54LS92J : Decade Counter; Divide-by-twelve Counter; 4-bit Binary Counter. DECADE COUNTER; DIVIDE-BY-TWELVE COUNTER; 4-BIT BINARY COUNTER The / 74LS92 and / 74LS93 are high-speed 4-bit ripple type counters partitioned into two sections. Each counter has a divide-by-two section and either a divide-by-five (LS90), divide-by-six (LS92) or divide-by-eight (LS93) section which are triggered by a HIGH-to-LOW transition on the clock.
SN74ALVC16821DL : D-Type (3-State) Flip-Flops. ti SN74ALVC16821, 3.3-V 20-Bit Bus-interface Flip-flop With 3-State Outputs.
SN74LVTH16646 : CMOS/BiCMOS->LVT/ALVT/LCX/LPT Family->Low Voltage. 3.3v Abt 16-bit Bus Transceivers With 3-state Outputs.
TB3R2 : Quad Receiver With Preferred State Output (3.3-V)These Quad Differential Receivers Accept Digital Data Over Balanced Transmission Lines. They Translate Differential Input Logic Levels to TTL Output Logic Levels.the TB3R1 is a Pin And Function-compatible Replacement For The Agere Systems BRF1A And BRF2A, Includes 3 KV HBM And 2 KV CDM Esd Protection.the.
TC74HC42AFN : TC74HC Series. Function = BCD to Decimal Decoder ;; Pins = 14.
XMT5160B-622-SC : 622 Mb/s Logic Interface Laser Transmitter. 622 Mb/s Logic Interface Laser Transmitter Preliminary Technical Data SONET/SDH Compliant S-4.1 OC12 SR, to +85°C Operation Compact 20 Pin Package ECL/PECL Logic Interface Multisourced Pinout The is a high performance uncooled optical laser transmitter for CCITT SDH and ANSI SONET applications. It is designed with an ECL/PECL logic interface for 622 MBd transmission.
A32200DX-2BG313C : FPGA, 1230 CLBS, 20000 GATES, PBGA313. s: System Gates: 20000 ; Logic Cells / Logic Blocks: 1230 ; Package Type: Other, BGA-313 ; Logic Family: CMOS ; Pins: 313 ; Operating Temperature: 0 to 70 C (32 to 158 F) ; Supply Voltage: 5V.
74HCT14BQ-Q100 : HCT SERIES, HEX 1-INPUT INVERT GATE, PQCC14. s: Gate Type: NOT ; Supply Voltage: 5V ; Logic Family: CMOS ; Inputs: 1 ; Propagation Delay: 51 ns ; Operating Temperature: -40 to 125 C (-40 to 257 F) ; Pin Count: 14 ; IC Package Type: Other, 2.50 X 3 MM, 0.85 MM HEIGHT, PLASTIC, MO-241, SOT762-1, DHVQFN-14.