|Category||Logic => Bus Interface => Bus Oriented Circuits|
|Title||Bus Oriented Circuits|
|Description||Octal Registered Transceiver|
|Datasheet||Download 74F543 datasheet
|Cross ref.||Similar parts: 54F543/BLA, 74F543DB, SN54F543J, SN74F543DBLE, SN74F543DW, SN74F543DW3, SN74F543DWR, SN74F543N3, SN74F543NT|
The F543 octal transceiver contains two sets of D-type latches for temporary storage of data flowing in either direction. Separate Latch Enable and Output Enable inputs are provided for each register to permit independent control of inputting and outputting in either direction of data flow. The A outputs are guaranteed to sink 24 mA while the B outputs are rated for 64 mA.Features
s 8-bit octal transceiver s Back-to-back registers for storage s Separate controls for data flow in each direction s A outputs sink s B outputs sink 64 mA
Order Number 74F543PC 74F543SPC Package Number N24A N24C Package Description 24-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide 24-Lead Shrink Small Outline Package (SSOP), EIAJ TYPE II, 5.3mm Wide 24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-011, 0.600 Wide 24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.
U.L. Pin Names OEAB OEBA CEAB CEBA LEAB LEBA A0A7 Description HIGH/LOW A-to-B Output Enable Input (Active LOW) B-to-A Output Enable Input (Active LOW) A-to-B Enable Input (Active LOW) B-to-A Enable Input (Active LOW) A-to-B Latch Enable Input (Active LOW) B-to-A Latch Enable Input (Active LOW) A-to-B Data Inputs or B-to-A 3-STATE Outputs B0B7 B-to-A Data Inputs or A-to-B 3-STATE Outputs Input IIH/IIL Output IOH/IOL µA/-650 µA
The F543 contains two sets of eight D-type latches, with separate input and output controls for each set. For data flow from to B, for example, the A-to-B Enable (CEAB) input must be LOW in order to enter data from A0A7 or take data from B0B7, as indicated in the Data I/O Control Table. With CEAB LOW, a LOW signal on the A-to-B Latch Enable (LEAB) input makes the A-to-B latches transparent; a subsequent LOW-to-HIGH transition of the LEAB signal puts the A latches in the storage mode and their outputs no longer change with the A inputs. With CEAB and OEAB both LOW, the 3-STATE B output buffers are active and reflect the data present at the output of the A latches. Control of data flow from A is similar, but using the CEBA, LEBA and OEBA inputs.Inputs CEAB LEAB OEAB Latch Status Latched Transparent Output Buffers High Z High Z Driving
H = HIGH Voltage Level L = LOW Voltage Level X = Immaterial A-to-B data flow shown; B-to-A flow control is the same, except using CEBA, LEBA and OEBA
Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.
Storage Temperature Ambient Temperature under Bias Junction Temperature under Bias VCC Pin Potential to Ground Pin Input Voltage (Note 2) Input Current (Note 2) Voltage Applied to Output in HIGH State (with VCC = 0V) Standard Output 3-STATE Output Current Applied to Output in LOW State (Max) twice the rated IOL (mA)
Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied. Note 2: Either voltage limit or current limit is sufficient to protect inputs.
Symbol VIH VIL VCD VOH Parameter Input HIGH Voltage Input LOW Voltage Input Clamp Diode Voltage Output HIGH Voltage 10% VCC 10% VCC 5% VCC 5% VCC 10% VCC VOL IIH IBVI IBVIT ICEX VID IOD Output LOW Voltage Input HIGH Current Input HIGH Current Breakdown Test Input HIGH Current Breakdown (I/O) Output HIGH Leakage Current Input Leakage Test Output Leakage Circuit Current IIL IIH + IOZH IIL + IOZL IOS IZZ ICCH ICCL ICCZ Input LOW Current Output Leakage Current Output Leakage Current Output Short-Circuit Current Bus Drainage Test Power Supply Current Power Supply Current Power Supply Current VCC 10% VCC V µA Max 0.0 V Min V Min 0.8 -1.2 Typ Max Units V Min VCC Conditions Recognized as a HIGH Signal Recognized as a LOW Signal IIN -18 mA IOH -1 mA (An) IOH -3 mA (An, Bn) IOH -1 mA (An) IOH -3 mA (An, Bn) IOH -15 mA (Bn) IOL (A n) IOL (B n) VIN = 2.7V (OEAB, OEBA, LEAB, LEBA, CEAB, CEBA) VIN = 5.5V (An, Bn) VOUT = VCC IID 1.9 µA All Other Pins Grounded VIOD 150 mV All Other Pins Grounded VIN = 0.5V (OEAB, OEBA) VIN = 0.5V (CEAB, CEBA) VOUT = 2.7V (An, Bn) VOUT = 0.5V (An, Bn) VOUT = 0V (An) VOUT = 0V (Bn) VOUT = 5.25V (An, VO = HIGH VO = LOW VO = HIGH Z
|Related products with the same datasheet|
|Some Part number from the same manufacture Fairchild Semiconductor|
|74F543MSA Octal Registered Transceiver|
|74F545 Octal Bidirectional Transceiver With 3-STATE Inputs/outputs|
|74F552 Octal Registered Transceiver With Parity And Flags|
|74F563 Octal D-type Latch With 3-STATE Outputs|
|74F564 Octal D-type Flip-flop With 3-STATE Outputs|
|74F569 4-Bit Bidirectional Decade Counter With 3-STATE Outputs|
|74F573 Octal D-type Latch With 3-STATE Outputs|
|74F574 Octal D-type Flip-flop With 3-STATE Outputs|
|74F579 8-Bit Bidirectional Binary Counter With 3-STATE Outputs|
|74F583 4-Bit BCD Adder|
|74F620 Inverting Octal Bus Transceiver With 3-STATE Outputs|
|74F64 4-2-3-2-Input And/or Invert Gate|
|74F640 Octal Bus Transceiver With 3-STATE Outputs|
|74F646 Octal Bus Transceiver And Register With 3-STATE Outputs|
54ACT11138 : Decoders. ti 54ACT11138, 3-Line to 8-Line Decoders/demultiplexers. Designed Specifically for High-Speed Memory Decoders and Data Transmission Systems Incorporates Three Enable Inputs to Simplify Cascading and/or Data Reception Flow-Through Architecture Optimizes PCB Layout Center-Pin VCC and GND Configurations Minimize High-Speed Switching Noise EPIC (Enhanced-Performance Implanted CMOS) 1-mm Process 650-mA Typical.
5962-9681601Q2A : ti SN54AHC86, Quadruple 2-Input Exclusive-OR GATEs. Operating Range to 5.5-V VCC Latch-Up Performance Exceeds 250 mA Per JESD 17 ESD Protection Exceeds JESD 2000-V Human-Body Model 200-V Machine Model 1000-V Charged-Device Model (C101) The 'AHC86 devices are quadruple 2-input exclusive-OR gates. These devices perform the Boolean function AB in positive logic. A common application as a true/complement.
74ALVC374 : 74ALVC374; Octal D-type Flip-flop; Positive Edge-trigger; 3-state;; Package: SOT360-1 (TSSOP20).
85125012A : Multiplexers. ti SN54HC251, Data Selectors/multiplexers With 3-State Outputs.
HCF4024 : HCF->CMOS 4000B Series. 7 Stage Ripple-carry Binary Counter/dividers.
M74HC620 : HC/HCT->High Speed CMOS. Octal Bus Transceiver (3 State INVERTING).
PI3B16212 : Bus Oriented Circuits. 3.3V 24-Bit Bus Exchange Switch. Near-zero propagation delay 5-ohm switches connect inputs to outputs Direct bus connection when switches are ON Fast Switching Speed: 5ns (max.) VCC Operating Range: to 3.6V Industrial operating temperature: to +85°C Packages available: 56-pin 240-mil wide thin plastic TSSOP (A) 56-pin 300-mil wide plastic SSOP (V) Pericom Semiconductors PI3B series.
SN54ABT573FK : Octal Transparent D-type Latches With 3-state Outputs. SN54ABT573, SN74ABT573A OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS State-of-the-Art EPIC-B TM BiCMOS Design Significantly Reduces Power Dissipation ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model = 200 pF, = 0) Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17 Typical VOLP (Output.
SN54AS1004A : . AS1004A Offer High Capacitive-Drive Capability Driver Version of ALS04B and AS04 Package Options Include Plastic Small-Outline (D) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 300-mil DIPs These devices contain six independent inverting drivers. They perform the Boolean function = A. The SN54AS1004A is characterized.
SN74ABT16374A : CMOS/BiCMOS->ABT/BCT Family. 16-bit Edge-triggered D-type Flip-flop With 3-state Outputs.
SN74ABT861 : Bus Oriented Circuits. 10-bit Transceivers With 3-state Outputs. State-of-the-Art EPIC-B TM BiCMOS Design Significantly Reduces Power Dissipation ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model = 200 pF, = 0) High-Impedance State During Power Up and Power Down Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17 High-Drive Outputs (32-mA IOH, 64-mA IOL) Package.
SN74AHC125 : Bus Oriented Circuits. Quad Bus Buffer Gates With 3-state Outputs. Operating Range to 5.5-V VCC Latch-Up Performance Exceeds 250 mA Per JESD 17 SN74AHC125. RGY PACKAGE (TOP VIEW) SN54AHC125. FK PACKAGE (TOP VIEW) No internal connection ORDERABLE PART NUMBER TOP-SIDE MARKING SNJ54AHC125W SNJ54AHC125FK On products compliant to MIL-PRF-38535, all parameters are tested unless otherwise noted. On all other products, production.
SN74ALS243A : Bus Oriented Circuits. Quad Bus Transceivers With 3-state Outputs. Two-Way Asynchronous Communication Between Data Buses pnp Inputs Reduce dc Loading Package Options Include Plastic Small-Outline (D) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 300-mil DIPs These quadruple bus transceivers are designed for asynchronous two-way communication between data buses. The control-function.
SN74ALS842DW : D-Type (3-State) Latches. ti SN74ALS842, 10-Bit Bus-interface D-type Latches With 3-State Outputs.
SN74LVTH574DBLE : D-Type (3-State) Flip-Flops. ti SN74LVTH574, 3.3-V Abt Octal Edge-triggered D-type Flip-flops With 3-State Outputs.
SY10/100H607 : . Differential PECL data and clock inputs 48mA sink, 15mA source TTL outputs Single +5V power supply Multiple power and ground pins to minimize noise Specified within-device skew VBB output for single-ended use Fully compatible with Motorola MC10H/100H607 Available in 28-pin PLCC package The SY10/100H607 are 6-bit, registered, dual supply PECL-to-TTL.
SY100EL33 : Bipolar->ECL 100 Family. ÷4 Pecl Divider. 3.3V and 5V power supply options 650ps propagation delay 4.0GHz toggle frequency High bandwidth output transistions Internal 75K input pull-down resistors Available in 8-pin SOIC package Precision EdgeTM The SY10/100EL33/L are integrated ÷4 dividers. The differential clock inputs and the VBB allow a differential, single-ended or AC-coupled interface.
NC7SZ08CW : LVC/LCX/Z SERIES, 2-INPUT AND GATE, UUC5. s: Gate Type: AND ; Logic Family: CMOS ; Inputs: 2 ; Propagation Delay: 10 ns ; Pin Count: 5.