|Category||Logic => Bus Interface => Bus Oriented Circuits|
|Title||Bus Oriented Circuits|
|Description||Octal Registered Transceiver With Parity And Flags|
|Datasheet||Download 74F552 datasheet
|74F552 Octal Registered Transceiver with Parity and Flags
The 74F552 octal transceiver contains two 8-bit registers for temporary storage of data flowing in either direction. Each register has its own clock pulse and clock enable input as well as a flag flip-flop that is set automatically as the register is loaded. The flag output will be reset when the output enable returns to HIGH after reading the output port. Each register has a separate output enable control for its 3-STATE buffer. The separate Clocks, Flags, and Enables provide considerable flexibility as I/O ports for demand-response data transfer. When data is transferred from the A Port to the B Port, a parity bit is generated. On the other hand, when data is transferred from the B Port to the A Port, the parity of input data B0B7 is checked.Features
s 8-Bit bidirectional I/O Port with handshake s Register status flag flip-flops s Separate clock enable and output enable s Parity generation and parity check s B-outputs sink s 3-STATE outputs
Order Number 74F552SC 74F552QC Package Number M28B V28A Package Description 28-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide 28-Lead Plastic Lead Chip Carrier (PLCC), JEDEC MO-047, 0.450 Square
Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.
Pin Names FR FS PARITY ERROR CER CES CPR CPS OEBR OEAS Description A-to-B Port Data Inputs or B-to-A 3-STATE B-to-A Transceiver Inputs or A-to-B 3-STATE Output B Port Flag Output A Port Flag Output Parity Bit Transceiver Input or Output Parity Check Output (Active LOW) R Registers Clock Enable Input (Active LOW) S Registers Clock Enable Input (Active LOW) R Registers Clock Pulse Input (Active Rising Edge) S Registers Clock Pulse Input (Active Rising Edge) B Port and PARITY Output Enable (Active LOW) and Clear FR Input (Active Rising Edge) A Port Output Enable (Active LOW) and Clear FS Input (Active Rising Edge) µA/-1.2 mA U.L. HIGH/LOW Input IIH/IIL Output IOH/IOL mA (20 mA) µA/-1.2 mA
Data applied to the A-inputs are entered and stored in the R register on the rising edge of the CPR Clock Pulse, provided that the Clock Enable (CER) is LOW; simultaneously, the status flip-flop is set and the flag (FR) output goes HIGH. As the Clock Enable (CER) returns to HIGH, the data will be held in the R register. These data entered from the A-inputs will appear at the B Port I/O pins after the Output Enable (OEBR) has gone LOW. When OEBR is LOW, a parity bit appears at the PARITY pin, which will be set HIGH when there is an even number 1s or all 0s at the Q outputs of the R register. After the data is assimilated, the receiving system clears the flag FR by changing the signal at the OEBR pin from LOW-to-HIGH. Data flow from B-to-A proceeds in the same manner described for A-to-B flow. A LOW at the CES pin and a LOW-to-HIGH transition at CPS pin enters the B-input data and the parity-input data into the S registers and the parity register respectively and set the flag output FS to HIGH. A LOW signal at the OEAS pin enables the A Port I/O pins and a LOW-to-HIGH transition of the OEAS signal clears the FS flag. When OEAS is LOW, the parity check output ERROR will be HIGH if there is an odd number 1s at the Q outputs of the S registers and the parity register. The flag FS can be cleared by a LOW-to-HIGH transition of the OEAS signal.(Applies or S Register) Inputs CP CE Internal Function H NC Hold Data Load Data Keep Old Data
(Applies or S Flag Flip-Flop) Inputs Flag Function CP OE Output H L Hold Flag Set Flag Clear Flag
H = HIGH Voltage Level L = LOW Voltage Level X = Immaterial
or B Outputs L H Function Disable Output Enable Output Enable Output OEBR H L
|Related products with the same datasheet|
|Some Part number from the same manufacture Fairchild Semiconductor|
|74F552QC Octal Registered Transceiver With Parity And Flags|
|74F563 Octal D-type Latch With 3-STATE Outputs|
|74F564 Octal D-type Flip-flop With 3-STATE Outputs|
|74F569 4-Bit Bidirectional Decade Counter With 3-STATE Outputs|
|74F573 Octal D-type Latch With 3-STATE Outputs|
|74F574 Octal D-type Flip-flop With 3-STATE Outputs|
|74F579 8-Bit Bidirectional Binary Counter With 3-STATE Outputs|
|74F583 4-Bit BCD Adder|
|74F620 Inverting Octal Bus Transceiver With 3-STATE Outputs|
|74F64 4-2-3-2-Input And/or Invert Gate|
|74F640 Octal Bus Transceiver With 3-STATE Outputs|
|74F646 Octal Bus Transceiver And Register With 3-STATE Outputs|
|74F64PC 4-2-3-2-Input And/or Invert Gate|
2N4410 : Amplifier NPN General Purpose Amplifier
FDS6630A : N-channel Logic Level PowerTrench® MOSFET
FMM6G30US60S : FMM6G30US60S - Compact & Complex Module
KA3025 : Bridge Spindle Motor And 5-channel Motor Driver
KA7806ETU : 3-Terminal 1A Positive Voltage Regulator
KH560AK : 215MHz, Adjustable Rout, Hybrid op Amp
MM74C374 : CMOS/BiCMOS->4000 Family 3-STATE Octal D-type Flip-flops
MM5Z56V : Zener Diodes
FM93CS56LZEN : (microwire˘â Bus Interface) 2048-bit Serial Eeprom with Data Protect and Sequential Read
NM93CS06VM8 : 256-bit Serial CMOS Eeprom (microwire˘â Synchronous Bus)
FIN1028MX : Interface - Drivers, Receivers, Transceiver Integrated Circuit (ics) Receiver Digi-Reel® 3 V ~ 3.6 V; IC RECEIVER 3.3V LVDS HS 8-SOIC Specifications: Number of Drivers/Receivers: 0/2 ; Type: Receiver ; Voltage - Supply: 3 V ~ 3.6 V ; Package / Case: 8-SOIC (0.154", 3.90mm Width) ; Packaging: Digi-Reel® ; Protocol: LVDS ; Lead Free Status: Lead Free ; RoHS Status: RoHS Compliant
KSC5021J69Z : 5 A, 500 V, NPN, Si, POWER TRANSISTOR, TO-220 Specifications: Polarity: NPN ; Package Type: TO-220, TO-220, 3 PIN
74AC377 : CMOS/BiCMOS->AC/ACT Family. Octal D-type Flip-flop With Clock Enable.
74F1763 : Bipolar->F Family. Intelligent DRAM Controller (idc). Product Supersedes data of 1989 Nov 17 IC15 Data Handbook 1999 Jan 08 DRAM signal timing generator Automatic refresh circuitry Selectable row address hold and RAS precharge times Facilitates page mode accesses Controls 1 MBit DRAMs Intelligent burst-mode refresh after page-mode access cycles The Philips Semiconductors Intelligent Dynamic RAM Controller.
74HC/HCT165 : CMOS/BiCMOS->HC/HCT Family. 8-bit Parallel-in/serial-out Shift Register.
74VHCT240AT : Octal Bus Buffer With 3 State Outputs Inverted. OCTAL BUS BUFFER WITH 3 STATE OUTPUTS (INVERTED) HIGH SPEED: tPD 5 ns (TYP.) at VCC = 5V LOW POWER DISSIPATION: ICC 4 µA (MAX.) 25 oC COMPATIBLE WITH TTL OUTPUTS: VIH = 2V (MIN), VIL = 0.8V (MAX) POWER DOWN PROTECTION ON INPUTS & OUTPUTS SYMMETRICAL OUTPUT IMPEDANCE: |IOH| = IOL 8 mA (MIN) BALANCED PROPAGATION DELAYS: tPLH tPHL OPERATING VOLTAGE RANGE:.
HCF4042 : HCF->CMOS 4000B Series. Quad Clocked "D" Latch. CLOCK POLARITY CONTROL Q AND Q OUTPUTS COMMON CLOCK LOW POWER TTL COMPATIBLE STANDARDIZED SYMMETRICAL OUTPUT CHARACTERISTICS QUIESCENT CURRENT SPECIFIED 5V, 10V AND 15V PARAMETRIC RATINGS INPUT LEAKAGE CURRENT = 100nA (MAX) AT VDD 25°C 100% TESTED FOR QUIESCENT CURRENT MEETS ALL REQUIREMENTS OF JEDEC JESD13B " STANDARD S FOR OF B SERIES CMOS DEVICES".
MC10H100L : Quad 2-Input NOR GATE With Strobe , Package: Cdip, Pins=16. The is a quad NOR gate. Each gate has 3 inputs, two of which are independent and one of which is tied common to all four gates. Propagation Delay, 1.0 ns Typical 25 mW Typ/Gate (No Load) Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range) Voltage Compensated MECL 10KCompatible CDIP16 L SUFFIX CASE PDIP16 P SUFFIX CASE 1 MC10H100P.
MC14051BCP : Analog Switches. Analog Multiplexerdemultiplexer , Package: Pdip, Pins=16.
MC74F378D : Parallel D Register With Enable. The a 6-bit register with a buffered common enable. This device is similar to the F174 but with common Enable rather than common Master Reset. The F378 consists of six edge-triggered D-type flip-flops with individual D inputs and Q outputs. The Clock (CP) and Enable (E) inputs are common to all flip-flops. When the E input is LOW, new data is entered.
PI74LVCC3245A : 8-Bit Dual Supply Bidirectional Transceivers W/configurable Output Voltage And 3-State Outputs.
SN74ACT7814-20DL : Asynchronous FIFOs. ti SN74ACT7814, 64 X 18 Asynchronous Fifo Memory. Member of the Texas Instruments WidebusTM Family Load Clock and Unload Clock Can Be Asynchronous or Coincident 64 Words by 18 Bits Low-Power Advanced CMOS Technology Full, Empty, and Half-Full Flags Programmable Almost-Full/Almost-Empty Flag Fast Access Times 15 ns With a 50-pF Load and All Data Outputs Switching Simultaneously Data Rates to 50 MHz 3-State.
SN74AHC16244DGGR : Non-Inverting Buffers and Drivers. ti SN74AHC16244, 16-Bit Buffers/drivers With 3-State Outputs.
SN74ALVCH162835 : CMOS/BiCMOS->LVC/ALVC/VCX Family->Low Voltage. 18-bit Universal Bus Driver With 3-state Outputs.
SN74BCT2420 : Bus Oriented Circuits. Nubus Address/data Transceiver And Register. Designed for NuBusTM Interface Applications Conforms to ANSI/IEEE Std 1196-1987 On-Chip Comparator Provides I/D Slot Identification AEN ACLK Multiplexed Real-Time and Latched ID3 Address/Data SSEQ Designed to Operate With SN74ACT2440 AD7 NuBusTM Controller AD6 AD5 BiCMOS Design Substantially Reduces AD4 Standby Current GND Dependable Texas instruments.
SN74LS640DW : Octal Bus Transceivers , Package: Soic, Pins=20. These octal bus transceivers are designed for asynchronous two-way communication between data buses. Control function implementation minimizes external timing requirements. These circuits allow data transmission from the A bus B or from the B bus to A bus depending upon the logic level of the direction control (DIR) input. Enable input (G) can disable.
SN74LVTH16501DGG : 3.3-v Abt 18-bit Universal Bus Transceivers With 3-state Outputs. Members of the Texas Instruments Widebus TM Family State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V Operation and Low Static-Power Dissipation Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V VCC) Support Unregulated Battery Operation Down 2.7 V UBT TM (Universal Bus Transceiver) Combines D-Type Latches.
SY10/100E151 : . s 1100MHz toggle frequency s Extended 100E VEE range 5.46V s Differential outputs s Asynchronous Master Reset s Dual clocks s Fully compatible with industry standard 10KH, 100K ECL levels s Internal 75K input pulldown resistors s Fully compatible with Motorola MC10E/100E151 s Available in 28-pin PLCC package The SY10/100E151 offer 6 edge-triggered,.
TC74AC174 : CMOS/BiCMOS->AC/ACT Family. Hex D-type Flip Flop With Clear.
HMC853LC3C : 28 Gbps D-Type Flip-Flop W/Programmable Output Voltage The HMC853LC3C is a D-type Flip-Flop designed to support data transmission rates of up to 28 Gbps, and clock frequencies as high as 28 GHz. During normal operation, data is transferred to the outputs on the positive edge of the clock. Reversing the clock inputs allows for negative-edge triggered.
MC100ELT28DTR2G : DUAL PECL-TTL/TTL-PECL TRANSLATOR, COMPLEMENTARY OUTPUT, PDSO8. s: Logic Family: TTL, PECL ; Package Type: TSSOP, LEAD FREE, PLASTIC, TSSOP-8 ; Propagation Delay: 5.5 ns ; Operating Temperature: -40 to 85 C (-40 to 185 F) ; : RoHS.
7426PC : TTL/H/L SERIES, QUAD 2-INPUT NAND GATE, PDIP14. s: Gate Type: NAND ; Supply Voltage: 5V ; Output Type: Open Collector ; Logic Family: TTL ; Inputs: 2 ; Propagation Delay: 24 ns ; Operating Temperature: 0 to 70 C (32 to 158 F) ; Pin Count: 14 ; IC Package Type: DIP, Other, PLASTIC, DIP-14.