|Category||Logic => Latches => Bipolar->F Family|
|Description||Octal D-type Latch With 3-STATE Outputs|
|Datasheet||Download 74F573 datasheet
|Cross ref.||Similar parts: 54F573/BRA, M38510/34604BRA, SN54F573J, SN74F573DW, SN74F573DWR, SN74F573N|
The is a high speed octal latch with buffered common Latch Enable (LE) and buffered common Output Enable (OE) inputs. This device is functionally identical to the 74F373 but has different pinouts.Features
s Inputs and outputs on opposite sides of package allowing easy interface with microprocessors s Useful as input or output port for microprocessors s Functionally identical s 3-STATE outputs for bus interfacing s Guaranteed 4000V minimum ESD protection
Order Number 74F573SJ 74F573PC Package Number M20D N20A Package Description 20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide 20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide 20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.
Pin Names OE O0O7 Data Inputs Latch Enable Input (Active HIGH) 3-STATE Output Enable Input (Active LOW) 3-STATE Latch Outputs Description U.L. HIGH/LOW Input IIH/IIL Output IOH/IOL µA/-0.6 mA
The 74F573 contains eight D-type latches with 3-state output buffers. When the Latch Enable (LE) input is HIGH, data on the Dn inputs enters the latches. In this condition the latches are transparent, i.e., a latch output will change state each time its D input changes. When LE is LOW the latches store the information that was present on the D inputs a setup time preceding the HIGH-to-LOW transition of LE. The 3-state buffers are controlled by the Output Enable (OE) input. When OE is LOW, the buffers are in the bi-state mode. When OE is HIGH the buffers are in the high impedance mode but this does not interfere with entering new data into the latches.
H = HIGH Voltage Level L = LOW Voltage Level X = Immaterial O0 = Value stored from previous clock cycle
Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.
Storage Temperature Ambient Temperature under Bias Junction Temperature under Bias VCC Pin Potential to Ground Pin Input Voltage (Note 2) Input Current (Note 2) Voltage Applied to Output in HIGH State (with VCC = 0V) Standard Output 3-STATE Output Current Applied to Output in LOW State (Max) ESD Last Passing Voltage (Min) twice the rated IOL (mA) 4000V
Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied. Note 2: Either voltage limit or current limit is sufficient to protect inputs.
Symbol VIH VIL VCD VOH Parameter Input HIGH Voltage Input LOW Voltage Input Clamp Diode Voltage Output HIGH Voltage 10% VCC 10% VCC 5% VCC 5% VCC VOL IIH IBVI ICEX VID IOD IIL IOZH IOZL IOS IZZ ICCL ICCZ Output LOW Voltage Input HIGH Current Input HIGH Current Breakdown Test Output HIGH Leakage Current Input Leakage Test Output Leakage Circuit Current Input LOW Current Output Leakage Current Output Leakage Current Output Short-Circuit Current Bus Drainage Test Power Supply Current Power Supply Current VCC µA mA Min Max 0.0 Max 0.0V Max V Min 0.8 -1.2 Typ Max Units V Min VCC Conditions Recognized as a HIGH Signal Recognized as a LOW Signal IIN -18 mA IOH -1 mA IOH -3 mA IOH -1 mA IOH -3 mA IOL 24 mA VIN = 2.7V VIN = 7.0V VOUT = VCC IID 1.9 µA All Other Pins Grounded VIOD 150 mV All Other Pins Grounded VIN = 0.5V VOUT = 2.7V VOUT = 0.5V VOUT = 0V VOUT VO = LOW VO = HIGH Z
|Related products with the same datasheet|
|Some Part number from the same manufacture Fairchild Semiconductor|
|74F573PC Octal D-type Latch With 3-STATE Outputs|
|74F574 Octal D-type Flip-flop With 3-STATE Outputs|
|74F579 8-Bit Bidirectional Binary Counter With 3-STATE Outputs|
|74F583 4-Bit BCD Adder|
|74F620 Inverting Octal Bus Transceiver With 3-STATE Outputs|
|74F64 4-2-3-2-Input And/or Invert Gate|
|74F640 Octal Bus Transceiver With 3-STATE Outputs|
|74F646 Octal Bus Transceiver And Register With 3-STATE Outputs|
|74F64PC 4-2-3-2-Input And/or Invert Gate|
|74F657 Octal Bidirectional Transceiver With 8-Bit Parity Generator/checker And 3-STATE Outputs|
|74F673A 16-Bit Serial-in Serial/parallel-out Shift Register|
74AC16823DL : D-Type (3-State) Flip-Flops. ti 74AC16823, 18-Bit Bus Interface Flip-flops With 3-State Outputs.
74ALVCH32244ZKER : Non-Inverting Buffers and Drivers. ti SN74ALVCH32244, 32-Bit Buffer/driver With 3-State Outputs.
74AUC16373 : 1.8V CMOS 16-Bit Transparent D-type Latch With 3-State Outputs. IDT74AUC16373 1.8V CMOS 16-BIT TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS 1.8V CMOS 16-BIT TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS ESD > 2000V per MIL-STD-883, Method > 200V using machine model 0) 1.8V Optimized to 2.7V Operating Range Inputs/outputs tolerant to 3.6V Output drivers: @ 2.3V Supports hot insertion Available in TSSOP, TVSOP,.
74F157A : Multiplexers->Bipolar->F Family. Quad 2-Input Multiplexer. The is a high-speed quad 2-input multiplexer. Four bits of data from two sources can be selected using the common Select and Enable inputs. The four outputs present the selected data in the true (non-inverted) form. The F157A can also be used to generate any four of the 16 different functions to two variables. Order Number 74F157ASJ 74F157APC Package.
AVGDV74HC02AD : Quad 2 Input NOR GATE, Plastic Sop, Surface Mount.
CD4025BCJ : Buffered Triple 3-input NAND,nOR GATE. CD4023BM CD4023BC Buffered Triple 3-Input NAND Gate CD4025BM CD4025BC Buffered Triple 3-Input NOR Gate These triple gates are monolithic complementary MOS (CMOS) integrated circuits constructed with N- and P-channel enhancement mode transistors They have equal source and sink current capabilities and conform to standard B series output drive The devices.
HD74LV574A : Octal Edge-triggered D-type Flip-flops With 3-state Outputs. Octal Edge-Triggered D-type Flip-Flops with 3-state Outputs The HD74LV574A has eight edge-triggered D-type flip-flops with three-state outputs a 20-pin package. Data at the D inputs meeting set up requirements, are transferred to the Q outputs on positive going transitions of the clock input. When the clock input goes low, data at the D inputs will.
MC10H135M : Dual J-k Master-slave Flip-Flop, Package: N/A, Pins=n/a. The is a dual JK masterslave flipflop. The device is provided with an asynchronous set(s) and reset(R). These set and reset inputs overide the clock. A common clock is provided with separate JK inputs. When the clock is static, the JK inputs do not effect the output. The output states of the flip flop change on the positive transition of the clock.
MC10H181FN : 4-Bit Arithmetic Logic Unit/function Generator , Package: Plcc, Pins=28.
MC54HCT574AJ : Octal 3-state Noninverting D Flip-flop With Lsttl-compatible Inputs. Octal 3-State Noninverting D Flip-Flop with LSTTL-Compatible Inputs The MC54/74HCT574A is identical in pinout to the LS574. This device may be used as a level converter for interfacing TTL or NMOS outputs to High Speed CMOS inputs. Data meeting the setup time is clocked to the outputs with the rising edge of the Clock. The Output Enable input does not affect.
MC68008 : 16-bit Microprocessor With 8-bit Data Bus.
MC74HC1G32DFT2 : Single 2-Input OR GATE , Package: SC-88A (SOT-353), Pins=5. The is a high speed CMOS 2input OR gate fabricated with silicon gate CMOS technology. The internal circuit is composed of multiple stages, including a buffer output which provides high noise immunity and stable output. The MC74HC1G32 output drive current is 1/2 compared to MC74HC series. High Speed: tPD 7 ns (Typ) at VCC 5 V Low Power Dissipation:.
MT90870 : 12,288 X 12,288 Channels Flexible 12 K Digital Switch (F12kDX) With up to 48 Input And 48 Output Streams And Data Rates From 2 to .
PI3C3244 : Bus Oriented Circuits. 3.3V, High-Bandwidth, 8-Bit Bus Switch (FCT244 Pinout).
SN74ABT843DBLE : D-Type (3-State) Latches. ti SN74ABT843, 9-Bit Bus-interface D-type Latches With 3-State Outputs.
SN74ACT00D : ti SN74ACT00, Quadruple 2-Input Positive-nand Gates. - No internal connection ORDERABLE PART NUMBER ACT00 AD00 Tube Tape and reel Tape and reel Tape and reel Tube Tape and reel Tube FUNCTION TABLE (each gate) OUTPUT On products compliant to MILPRF38535, all parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters.
SN74AS885 : Bipolar->AS Family. 8-bit Magnitude Comparator. Latchable P-Input Ports With Power-Up Clear Choice of Logical or Arithmetic (Two's Complement) Comparison Data and PLE Inputs Utilize pnp Input Transistors to Reduce dc Loading Effects Approximately 35% Improvement in ac Performance Over Schottky TTL While Performing More Functions Cascadable to n Bits While Maintaining High Performance 10% Less Power.
AM26L0251D : DUAL MONOSTABLE MULTIVIBRATOR, UUC. s: Supply Voltage: 5V ; : Complementary Output ; Package Type: Other, DIE ; Propagation Delay: 80 ns ; Operating Temperature: -55 to 125 C (-67 to 257 F).
S-75L08ANC-5L2-T2 : LV/LV-A/LVX/H SERIES, 2-INPUT AND GATE, PDSO5. s: Gate Type: AND ; Supply Voltage: 1.5V ; Logic Family: CMOS ; Inputs: 2 ; Propagation Delay: 75 ns ; Operating Temperature: -40 to 85 C (-40 to 185 F) ; Pin Count: 5 ; IC Package Type: Other, PLASTIC, SC-88A, 5 PIN.