|Category||Logic => Bus Interface => Bus Oriented Circuits|
|Title||Bus Oriented Circuits|
|Description||Octal Bus Transceiver And Register With 3-STATE Outputs|
|Datasheet||Download 74F646B datasheet
These devices consist of bus transceiver circuits with 3-STATE, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the input bus or from the internal registers. Data on the or B bus will be clocked into the registers as the appropriate clock pin goes to a high logic level. Control G and direction pins are provided to control the transceiver function. In the transceiver mode, data present at the high impedance port may be stored in either the A or the B register or in both. The select controls can multiplex stored and real-time (transparent mode) data. The direction control determines which bus will receive data when the enable control G is Active LOW. In the isolation mode (control G HIGH), A data may be stored in the B register and/or B data may be stored in the A register.Features
s Independent registers for A and B buses s Multiplexed real-time and stored data s 74F648 has inverting data paths s 74F646/74F646B have non-inverting data paths is a faster version of the s 3-STATE outputs s 300 mil slim DIP
Order Number 74F648SC 74F648SPC Package Number M24B N24C Package Description 24-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide 24-Lead Shrink Small Outline Package (SSOP), EIAJ TYPE II, 5.3mm Wide 24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide 24-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide 24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide 24-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide 24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.
Pin Names A0A7 B0B7 CPAB, CPBA SAB, SBA G DIR Description Data Register A Inputs/ 3-STATE Outputs Data Register B Inputs/ 3-STATE Outputs Clock Pulse Inputs Select Inputs Output Enable Input Direction Control Input U.L. HIGH/LOW Input IIH/IIL Output IOH/IOL µA/-650 µA
Inputs DIR CPAB CPBA SAB L X SBA Output Input Data I/O (Note A0A7 B0B7 Isolation Clock An Data into A Register Clock Bn Data into B Register An to Bn--Real Time (Transparent Mode) Output Clock An Data into A Register A Register to Bn (Stored Mode) Clock An Data into A Register and Output Bn to An--Real Time (Transparent Mode) Clock Bn Data into B Register B Register to An (Stored Mode) Clock Bn Data into B Register and Output to An FunctionH = HIGH Voltage Level L = LOW Voltage Level X = Irrelevant = LOW-to-HIGH Transition
Note 1: The data output functions may be enabled or disabled by various signals at the G and DIR Inputs. Data input functions are always enabled; i.e., data at the bus pins will be stored on every LOW-to-HIGH transition of the clock inputs.
|Related products with the same datasheet|
|Some Part number from the same manufacture Fairchild Semiconductor|
|74F646BSC Octal Bus Transceiver And Register With 3-STATE Outputs|
|74F64PC 4-2-3-2-Input And/or Invert Gate|
|74F657 Octal Bidirectional Transceiver With 8-Bit Parity Generator/checker And 3-STATE Outputs|
|74F673A 16-Bit Serial-in Serial/parallel-out Shift Register|
|74F676 16-Bit Serial/parallel-in Serial-out Shift Register|
|74F74 Dual D-type Positive Edge-triggered Flip-flop|
|74F779 8-Bit Bidirectional Binary Counter With 3-STATE Outputs|
|74F794 8-Bit Register With Read Back|
|74F821 10-Bit D-type Flip-flop|
|74F823 9-Bit D-type Flip-flop|
|74F825 8-Bit D-type Flip-flop|
|74F827 10-Bit Buffer/line Driver|
|74F841 10-Bit Transparent Latch|
|74F843 9-Bit Transparent Latch|
BD675A : Medium Power Linear And Switching To-126
FQD9N15 : 150V N-channel QFET
MMBZ5250B : 20V, 0.35W Zener Diode
MSD315C : Bright Red 0.30 Inch (7.6 Mm) Two Digit Stick Display
NC7WB3125K8X : Tinylogic Uhs 2-bit Low Power Bus Switch
NM27C240V100 : 4 Meg (256K X 16) High Performance CMOS EPROM Life-time Buy
LTC6992CDCB-3#PBF : TimerBlox: Voltage-Controlled Pulse Width Modulator (PWM) The LTC6992 is a silicon oscillator with an easy-to-use analog voltage-controlled pulse width modulation (PWM) capability. The LTC6992 is part of the TimerBlox family of versatile silicon timing devices. A single resistor, RSET, programs
FDD8447L_F085 : Fet - Single Discrete Semiconductor Product 50A 40V 65W Surface Mount; MOSFET N-CH 40V 50A DPAK Specifications: Mounting Type: Surface Mount ; FET Type: MOSFET N-Channel, Metal Oxide ; Drain to Source Voltage (Vdss): 40V ; Current - Continuous Drain (Id) @ 25° C: 50A ; Rds On (Max) @ Id, Vgs: 8.5 mOhm @ 14A, 10V ; Input Capacitance (Ciss) @ Vds: 1970pF @ 20V ; Power - Max: 65W ; Packaging: Cut
KSC945OBU : Transistor (bjt) - Single Discrete Semiconductor Product 150mA 50V 250mW NPN; TRANSISTOR NPN 50V 150MA TO-92 Specifications: Transistor Type: NPN ; Voltage - Collector Emitter Breakdown (Max): 50V ; Current - Collector (Ic) (Max): 150mA ; Power - Max: 250mW ; DC Current Gain (hFE) (Min) @ Ic, Vce: 70 @ 1mA, 6V ; Vce Saturation (Max) @ Ib, Ic: 300mV @ 10mA, 100mA ; Frequency - Transition: 300MHz ; Current -
MMBFJ177S62Z : P-CHANNEL, Si, SMALL SIGNAL, JFET Specifications: Polarity: P-Channel ; rDS(on): 300 ohms ; PD: 225 milliwatts ; Package Type: SOT23, SOT-23, 3 PIN ; Number of units in IC: 1
74ALVC162245 : 3.3V CMOS 16-BIT Bus Transceiver With 3-STATE Outputs. 0.5 MICRON CMOS Technology Typical tSK(o) (Output Skew) < 250ps ESD > 2000V per MIL-STD-883, Method > 200V using machine model = 0) VCC ± 0.3V, Normal Range VCC to 3.6V, Extended Range VCC ± 0.2V CMOS power levels (0.4µ W typ. static) Rail-to-Rail output swing for increased noise margin Available in SSOP, TSSOP, and TVSOP packages This 16-bit.
74F193 : Bipolar->F Family. Up/down Binary Counter With Separate Up/down Clocks.
74LVCH16827A : 3.3V CMOS 20-BIT Buffer With 5 Volt Tolerant I/o And Bus-hold. 3.3V CMOS 20-BIT BUFFER WITH 5 VOLT TOLERANT I/O AND BUS-HOLD Typical tSK(o) (Output Skew) < 250ps ESD > 2000V per MIL-STD-883, Method > 200V using machine model = 0) VCC ± 0.3V, Normal Range VCC to 3.6V, Extended Range CMOS power levels (0.4µ W typ. static) All inputs, outputs, and I/O are 5V tolerant Supports hot insertion Available in SSOP,.
CBTD16210DGG : CBTD16210; 20-bit Level Shifting Bus Switch With 10-bit Output Enables;; Package: SOT362-1 (TSSOP48).
IDTQS316212PA : 24-bit Bus Switch/exchange. QUICKSWITCH® PRODUCTS HIGH-SPEED CMOS 24-BIT BUS-EXCHANGE SWITCH Enhanced N channel FET with no inherent diode to Vcc Low propagation delay TTL-compatible input and output levels Undershoot clamp diodes on all switch and control inputs Available in SSOP and TSSOP packages The QS316212 provides a set of 24 high-speed CMOS TTL-compatible bus-exchange.
MC10EP08 : Bipolar->ECL 100 Family. Differential 2-input Xor/xnor. The is a differential XOR/XNOR gate. The EP08 is ideal for applications requiring the fastest AC performance available. The 100 Series contains temperature compensation. 250 ps Typical Propagation Delay Maximum Frequency > 3 GHz Typical PECL Mode Operating Range: VCC 5.5 V with VEE 0 V NECL Mode Operating Range: VCC 0 V with VEE 5.5 V Open Input.
SN10KHT5539NT : ECL/TTL Functions. ti SN10KHT5539, Octal Ecl-to-ttl Translator With Open-collector Outputs.
SN54ABT162500 : 18-bit Universal Bus Transceivers With 3-state Outputs. Members of the Texas Instruments Widebus TM Family B-Port Outputs Have Equivalent 25- Series Resistors, So No External Resistors Are Required State-of-the-Art EPIC-B TM BiCMOS Design Significantly Reduces Power Dissipation UBT TM (Universal Bus Transceiver) Combines D-Type Latches and D-Type Flip-Flops for Operation in Transparent, Latched, or Clocked.
SN74ALVC04 : CMOS/BiCMOS->LV/LVQ/LVX Family->Low Voltage. Hex Inverter. Operates From 3.6 V Max tpd V ±24-mA Output Drive 3.3 V Latch-Up Performance Exceeds 250 mA Per JESD 17 ESD Protection Exceeds JESD 2000-V Human-Body Model 200-V Machine Model (A115-A) This hex inverter contains six independent inverters designed for to 3.6-V VCC operation. The SN74ALVC04 performs the Boolean function = A. TA PACKAGE QFN RGY SOIC.
SN74GTLP22033 : . SN74GTLP22033 8-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE REGISTERED TRANSCEIVER WITH SPLIT LVTTL PORT AND FEEDBACK PATH Member of the Texas Instruments Widebus Family TI-OPC Circuitry Limits Ringing on Unevenly Loaded Backplanes OEC Circuitry Improves Signal Integrity and Reduces Electromagnetic Interference Bidirectional Interface Between GTLP Signal.
SN74LS01 : Bipolar->LS Family. Quad 2-input NAND Gate With Open Collector Outputs.
SN74LS638 : Bipolar->ALS Family. Octal Bus Transceivers. PRODUCTION DATA information is current as of publication date. Products conform to s per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. .
TC74ACT00FN : TC74ACT Series. Function = Quad 2-input NAND Gate ;; Pins = 14.
A2F200M3C-FGG484 : FPGA, 4608 CLBS, 200000 GATES, PBGA484. s: System Gates: 200000 ; Logic Cells / Logic Blocks: 4608 ; Package Type: Other, 1 MM PITCH, GREEN, FBGA-484 ; Logic Family: CMOS ; Pins: 484 ; Operating Temperature: 0 to 85 C (32 to 185 F) ; Supply Voltage: 1.5V.